

ESP8685 Series

Datasheet Version 1.5

Ultra-Low-Power SoC with RISC-V Single-Core CPU

2.4 GHz Wi-Fi (802.11b/g/n) and Bluetooth® 5 (LE)

4 MB flash in the chip's package

QFN28 (4×4 mm) package

Including:

ESP8685H4

ESP8685H4X




ESPRESSIF

Product Overview

ESP8685 is a low-power and highly-integrated MCU-based solution that supports 2.4 GHz Wi-Fi and Bluetooth® Low Energy (Bluetooth LE).

The functional block diagram of the SoC is shown below.



Modules having power in specific power modes:

- Active
- Active and Modem-sleep
- Active, Modem-sleep, and Light-sleep; optional in Light-sleep
- All modes

ESP8685 Functional Block Diagram

For more information on power consumption, see Section [4.1.3.6 Power Management Unit](#).

The ESP8685 chip series is a member of the ESP32-C3 chip series group. For more information about this chip series group, see [ESP32-C3 Chip Series Group Overview](#).

Features

Wi-Fi

- Complies with IEEE 802.11b/g/n
- Supports 20 MHz and 40 MHz bandwidth in 2.4 GHz band
- 1T1R mode with data rate up to 150 Mbps
- Wi-Fi Multimedia (WMM)
- TX/RX A-MPDU, TX/RX A-MSDU
- Immediate Block ACK
- Fragmentation and defragmentation
- Transmit opportunity (TXOP)
- Automatic Beacon monitoring (hardware TSF)
- 4 × virtual Wi-Fi interfaces
- Simultaneous support for Infrastructure BSS in Station mode, SoftAP mode, Station + SoftAP mode, and promiscuous mode
Note that when ESP8685 scans in Station mode, the SoftAP channel will change along with the Station channel
- Antenna diversity
- 802.11mc FTM

Bluetooth®

- Bluetooth LE: Bluetooth 5, Bluetooth mesh
- High power mode with up to 20 dBm transmission power
- Speed: 125 Kbps, 500 Kbps, 1 Mbps, 2 Mbps
- Advertising extensions
- Multiple advertisement sets
- Channel selection algorithm #2
- Internal co-existence mechanism between Wi-Fi and Bluetooth to share the same antenna

CPU and Memory

- 32-bit RISC-V single-core processor
- Clock speed: up to 160 MHz
- CoreMark® score:
 - 1 core at 160 MHz: 483.27 CoreMark; 3.02 CoreMark/MHz
- General DMA controller (GDMA), with 3 transmit channels and 3 receive channels

- ROM: 384 KB
- SRAM: 400 KB (16 KB for cache)
- SRAM in RTC: 8 KB
- 4096-bit eFuse memory, up to 1792 bits for users
- [In-package flash](#)
- Access to flash accelerated by cache
- Supports flash in-Circuit Programming (ICP)

Peripherals

- 15 programmable GPIOs, including 3 strapping GPIOs
- Connectivity interfaces:
 - Two UARTs
 - Three SPI (SPI0 and SPI1 are used to connect the in-package flash. Only SPI2 is available)
 - I2C
 - I2S
 - Full-speed USB Serial/JTAG controller
 - TWAI[®] controller compatible with ISO 11898-1 (CAN Specification 2.0)
 - LED PWM controller, with up to 6 channels
 - Remote control peripheral, with 2 transmit channels and 2 receive channels
- Analog signal processing:
 - Two 12-bit SAR ADCs, up to 6 channels
 - Temperature sensor
- Timers:
 - Two 54-bit general-purpose timers
 - Three digital watchdog timers
 - Analog watchdog timer
 - 52-bit system timer

Power Management

- Fine-resolution power control, including clock frequency, duty cycle, Wi-Fi operating modes, and individual internal component control
- Four power modes designed for typical scenarios: Active, Modem-sleep, Light-sleep, Deep-sleep
- Power consumption in Deep-sleep mode is 5 μ A
- RTC memory remains powered on in Deep-sleep mode

Security

- Secure boot - permission control on accessing internal and external memory
- Flash encryption - memory encryption and decryption
- Cryptographic hardware acceleration:
 - AES-128/256 (FIPS PUB 197)
 - SHA Accelerator (FIPS PUB 180-4)
 - RSA Accelerator
 - Random Number Generator (RNG)
 - HMAC
 - Digital signature

RF Module

- Antenna switches, RF balun, power amplifier, low-noise receive amplifier
- Up to +21 dBm of power for an 802.11b transmission
- Up to +20 dBm of power for an 802.11n transmission
- Up to -105 dBm of sensitivity for Bluetooth LE receiver (125 Kbps)

Applications

With low power consumption, ESP8685 is an ideal choice for IoT devices in the following areas:

- Smart Home
- Industrial Automation
- Health Care
- Consumer Electronics
- Smart Agriculture
- POS Machines
- Service Robot
- Audio Devices
- Generic Low-power IoT Sensor Hubs
- Generic Low-power IoT Data Loggers

Note:

Check the link or the QR code to make sure that you use the latest version of this document:
https://www.espressif.com/documentation/esp8685_datasheet_en.pdf



Contents

Product Overview	2
Features	3
Applications	5
1 ESP8685 Series Comparison	11
1.1 Nomenclature	11
1.2 Comparison	11
2 Pins	12
2.1 Pin Layout	12
2.2 Pin Description	13
2.3 Peripheral Pin Assignment	14
2.4 Power Supply	16
3 Boot Configurations	18
3.1 Chip Boot Mode Control	19
3.2 ROM Messages Printing Control	19
4 Functional Description	21
4.1 System	21
4.1.1 Microprocessor and Master	21
4.1.1.1 High-Performance CPU	21
4.1.1.2 GDMA Controller	21
4.1.2 Memory Organization	21
4.1.2.1 Internal Memory	22
4.1.2.2 Cache	23
4.1.2.3 eFuse Controller	23
4.1.3 System Components	23
4.1.3.1 IO MUX and GPIO Matrix	23
4.1.3.2 Reset	31
4.1.3.3 Clock	31
4.1.3.4 Interrupt Matrix	32
4.1.3.5 System Timer	32
4.1.3.6 Power Management Unit	32
4.1.3.7 Timer Group	33
4.1.3.8 Watchdog Timers	33

4.1.3.9	Permission Control	34
4.1.3.10	System Registers	35
4.1.3.11	Debug Assistant	35
4.1.4	Cryptography and Security Component	35
4.1.4.1	AES Accelerator	36
4.1.4.2	HMAC Accelerator	36
4.1.4.3	RSA Accelerator	37
4.1.4.4	SHA Accelerator	37
4.1.4.5	Digital Signature	37
4.1.4.6	External Memory Encryption and Decryption	38
4.1.4.7	Random Number Generator	38
4.2	Peripherals	39
4.2.1	Connectivity Interface	39
4.2.1.1	UART Controller	39
4.2.1.2	SPI Controller	39
4.2.1.3	I2C Controller	40
4.2.1.4	I2S Controller	40
4.2.1.5	USB Serial/JTAG Controller	41
4.2.1.6	Two-wire Automotive Interface	41
4.2.1.7	LED PWM Controller	41
4.2.1.8	Remote Control Peripheral	42
4.2.2	Analog Signal Processing	42
4.2.2.1	SAR ADC	42
4.2.2.2	Temperature Sensor	43
4.3	Wireless Communication	44
4.3.1	Radio	44
4.3.1.1	2.4 GHz Receiver	44
4.3.1.2	2.4 GHz Transmitter	44
4.3.1.3	Clock Generator	44
4.3.2	Wi-Fi	45
4.3.2.1	Wi-Fi Radio and Baseband	45
4.3.2.2	Wi-Fi MAC	45
4.3.2.3	Networking Features	46
4.3.3	Bluetooth LE	46
4.3.3.1	Bluetooth LE PHY	46
4.3.3.2	Bluetooth LE Link Controller	46
5	Electrical Characteristics	47
5.1	Absolute Maximum Ratings	47
5.2	Recommended Operating Conditions	47
5.3	DC Characteristics (3.3 V, 25 °C)	47
5.4	ADC Characteristics	48
5.5	Current Consumption	49
5.5.1	RF Current Consumption in Active Mode	49
5.5.2	Current Consumption in Other Modes	49
5.6	Memory Specifications	49

5.7	Reliability	50
6	RF Characteristics	51
6.1	Wi-Fi Radio	51
6.1.1	Wi-Fi RF Transmitter (TX) Characteristics	51
6.1.2	Wi-Fi RF Receiver (RX) Characteristics	52
6.2	Bluetooth 5 (LE) Radio	54
6.2.1	Bluetooth LE RF Transmitter (TX) Characteristics	54
6.2.2	Bluetooth LE RF Receiver (RX) Characteristics	55
7	Packaging	58
	ESP32-C3 Chip Series Group Overview	59
	Datasheet Versioning	60
	Glossary	61
	Related Documentation and Resources	62
	Revision History	63

List of Tables

1-1	ESP8685 Series Comparison	11
2-1	ESP8685 Pin Description	13
2-2	Peripheral Pin Assignment	15
2-3	Description of Timing Parameters for Power-up and Reset	17
3-1	Default Configuration of Strapping Pins	18
3-2	Description of Timing Parameters for the Strapping Pins	18
3-3	Chip Boot Mode Control	19
3-4	UART0 ROM Message Printing Control	20
3-5	USB Serial/JTAG ROM Message Printing Control	20
4-1	IO MUX Pin Functions	24
4-2	Power-Up Glitches on Pins	25
4-3	Peripheral Signals via GPIO Matrix	26
5-1	Absolute Maximum Ratings	47
5-2	Recommended Operating Conditions	47
5-3	DC Characteristics (3.3 V, 25 °C)	47
5-4	ADC Characteristics	48
5-5	ADC Calibration Results	48
5-6	Wi-Fi Current Consumption Depending on RF Modes	49
5-7	Current Consumption in Modem-sleep Mode	49
5-8	Current Consumption in Low-Power Modes	49
5-9	Reliability Qualifications	50
6-1	Wi-Fi Frequency	51
6-2	TX Power with Spectral Mask and EVM Meeting 802.11 Standards	51
6-3	TX EVM Test	51
6-4	RX Sensitivity	52
6-5	Maximum RX Level	53
6-6	RX Adjacent Channel Rejection	53
6-7	Bluetooth LE Frequency	54
6-8	Transmitter Characteristics - Bluetooth LE 1 Mbps	54
6-9	Transmitter Characteristics - Bluetooth LE 2 Mbps	54
6-10	Transmitter Characteristics - Bluetooth LE 125 Kbps	55
6-11	Transmitter Characteristics - Bluetooth LE 500 Kbps	55
6-12	Receiver Characteristics - Bluetooth LE 1 Mbps	55
6-13	Receiver Characteristics - Bluetooth LE 2 Mbps	56
6-14	Receiver Characteristics - Bluetooth LE 125 Kbps	56
6-15	Receiver Characteristics - Bluetooth LE 500 Kbps	57

List of Figures

1-1	ESP8685 Series Nomenclature	11
2-1	ESP8685 Pin Layout (Top View)	12
2-2	ESP8685 Power Scheme	16
2-3	Visualization of Timing Parameters for Power-up and Reset	17
3-1	Visualization of Timing Parameters for the Strapping Pins	19
4-1	Address Mapping Structure	22
7-1	QFN28 (4×4 mm) Package	58

1 ESP8685 Series Comparison

1.1 Nomenclature




Figure 1-1. ESP8685 Series Nomenclature

1.2 Comparison

Table 1-1. ESP8685 Series Comparison

Ordering Code ¹	In-Package Flash ³	Ambient Temp. ² (°C)	Package (mm)	Chip Revision ⁴
ESP8685H4	4 MB	-40 ~ 105	QFN28 (4*4)	v0.4

¹ For details on chip marking and packing, see Section [7 Packaging](#).

² Ambient temperature specifies the recommended temperature range of the environment immediately outside an Espressif chip.

³ For information about in-package flash, see also Section [4.1.2.1 Internal Memory](#). By default, the SPI flash on the chip operates at a maximum clock frequency of 80 MHz and does not support the auto suspend feature. If you have a requirement for a higher flash clock frequency of 120 MHz or if you need the flash auto suspend feature, please contact us.

⁴ All chip revisions have the same SRAM size, but chip revision v1.1 (i.e., ESP8685H4X) has around 10 KB more available space for users than chip revision v0.4. Chip revision v1.1 depends on specific ESP-IDF versions, as detailed in [Compatibility Advisory for ESP32-C3 Chip Revision v1.1](#). For how to identify chip revisions, please refer to [ESP32-C3 Series SoC Errata](#).

2 Pins

2.1 Pin Layout




Figure 2-1. ESP8685 Pin Layout (Top View)

2.2 Pin Description

Table 2-1. ESP8685 Pin Description

Name	No.	Type	Power Domain	Function
LNA_IN	1	I/O	—	RF input and output
VDD3P3	2	P _A	—	Analog power supply
VDD3P3	3	P _A	—	Analog power supply
XTAL_32K_P	4	I/O/T	VDD3P3_RTC	GPIO0, ADC1_CH0, XTAL_32K_P
XTAL_32K_N	5	I/O/T	VDD3P3_RTC	GPIO1, ADC1_CH1, XTAL_32K_N
GPIO2	6	I/O/T	VDD3P3_RTC	GPIO2, ADC1_CH2, FSPIQ
CHIP_EN	7	I	VDD3P3_RTC	High: on, enables the chip. Low: off, the chip powers off. Note: Do not leave the CHIP_EN pin floating.
GPIO3	8	I/O/T	VDD3P3_RTC	GPIO3, ADC1_CH3
MTMS	9	I/O/T	VDD3P3_RTC	GPIO4, ADC1_CH4, FSPIHD, MTMS
MTDI	10	I/O/T	VDD3P3_RTC	GPIO5, ADC2_CH0, FSPIWP, MTDI
VDD3P3_RTC	11	P _D	—	Input power supply for RTC
MTCK	12	I/O/T	VDD3P3_CPU	GPIO6, FSPICLK, MTCK
MTDO	13	I/O/T	VDD3P3_CPU	GPIO7, FSPID, MTDO
GPIO8	14	I/O/T	VDD3P3_CPU	GPIO8
GPIO9	15	I/O/T	VDD3P3_CPU	GPIO9
GPIO10	16	I/O/T	VDD3P3_CPU	GPIO10, FSPICSO
VDD3P3_CPU	17	P _D	—	Input power supply for CPU IO
VDD_SPI	18	P _D	—	For internal use only
NC	19	—	—	NC
NC	20	—	—	NC
GPIO18	21	I/O/T	VDD3P3_CPU	GPIO18, USB_D-
GPIO19	22	I/O/T	VDD3P3_CPU	GPIO19, USB_D+
UORXD	23	I/O/T	VDD3P3_CPU	GPIO20, UORXD
UOTXD	24	I/O/T	VDD3P3_CPU	GPIO21, UOTXD
XTAL_N	25	—	—	External crystal output
XTAL_P	26	—	—	External crystal input
VDDA	27	P _A	—	Analog power supply
VDDA	28	P _A	—	Analog power supply
GND	29	G	—	Ground

¹ P_A: analog power supply; P_D: power supply for RTC IO; I: input; O: output; T: high impedance.

² The pin function in this table refers only to some fixed settings and do not cover all cases for signals that can be input and output through the GPIO matrix. For more information on the GPIO matrix, please refer to Table 4-3.

2.3 Peripheral Pin Assignment

Table 2-2 *Peripheral Pin Assignment* highlights which pins can be assigned to each peripheral interface according to the following priorities:

- **Priority 1**: Fixed pins connected directly to peripheral signals via IO MUX.
If a peripheral interface does not have priority 1 pins, such as UART1, it can be assigned to any GPIO pins from priority 2 to priority 3.
- Any GPIO pins mapping to peripheral signals via GPIO Matrix, can be priority 2 or 3.
 - **Priority 2**: GPIO pins can be freely used without restrictions.
 - **Priority 3**: GPIO pins should be used with caution, as they may conflict with the following important functions:
 - * GPIO2, GPIO8, GPIO9 : Strapping pins.
 - * GPIO18, GPIO19 : USB Serial/JTAG interface.
 - * GPIO4, GPIO5, GPIO6, GPIO7 : JTAG interface.
 - * GPIO20, GPIO21 : UART0 interface.

If a peripheral interface does not have priority 2 and 3 pins, such as USB Serial/JTAG, it means it can be assigned only to priority 1 pins.

Note:

- For details about which peripheral signals can be assigned to GPIO pins, please refer to Table 4-3 *Peripheral Signals via GPIO Matrix*.

Table 2-2. Peripheral Pin Assignment

Pin No.	Pin Name	USB Serial/JTAG ¹	JTAG	ADC1	ADC2	UART0 ²	SPI2 ²	UART1	I2C	I2S	TWAI	LED PWM	RMT
1	LNA_IN												
2	VDD3P3												
3	VDD3P3												
4	XTAL_32K_P			ADC1_CH0 (P1)		GPIO0 (P2)	GPIO0 (P2)	GPIO0 (P2)	GPIO0 (P2)	GPIO0 (P2)	GPIO0 (P2)	GPIO0 (P2)	GPIO0 (P2)
5	XTAL_32K_N			ADC1_CH1 (P1)		GPIO1 (P2)	GPIO1 (P2)	GPIO1 (P2)	GPIO1 (P2)	GPIO1 (P2)	GPIO1 (P2)	GPIO1 (P2)	GPIO1 (P2)
6	GPIO2			ADC1_CH2 (P1)		GPIO2 (P3)	FSPIQ (P1)	GPIO2 (P3)					
7	CHIP_EN												
8	GPIO3			ADC1_CH3 (P1)		GPIO3 (P2)	GPIO3 (P2)	GPIO3 (P2)	GPIO3 (P2)	GPIO3 (P2)	GPIO3 (P2)	GPIO3 (P2)	GPIO3 (P2)
9	MTMS		MTMS (P1)	ADC1_CH4 (P1)		GPIO4 (P3)	FSPIHD (P1)	GPIO4 (P3)					
10	MTDI		MTDI (P1)		ADC2_CH0 (P1)	GPIO5 (P3)	FSPIWP (P1)	GPIO5 (P3)					
11	VDD3P3_RTC												
12	MTCK		MTCK (P1)			GPIO6 (P3)	FSPICLK (P1)	GPIO6 (P3)					
13	MTDO		MTDO (P1)			GPIO7 (P3)	FSPID (P1)	GPIO7 (P3)					
14	GPIO8					GPIO8 (P3)	GPIO8 (P3)	GPIO8 (P3)	GPIO8 (P3)	GPIO8 (P3)	GPIO8 (P3)	GPIO8 (P3)	GPIO8 (P3)
15	GPIO9					GPIO9 (P3)	GPIO9 (P3)	GPIO9 (P3)	GPIO9 (P3)	GPIO9 (P3)	GPIO9 (P3)	GPIO9 (P3)	GPIO9 (P3)
16	GPIO10					GPIO10 (P2)	FSPICSO (P1)	GPIO10 (P2)					
17	VDD3P3_CPU												
18	VDD_SPI												
19	NC												
20	NC												
21	GPIO18	USB_D- (P1)				GPIO18 (P3)	GPIO18 (P3)	GPIO18 (P3)	GPIO18 (P3)	GPIO18 (P3)	GPIO18 (P3)	GPIO18 (P3)	GPIO18 (P3)
22	GPIO19	USB_D+ (P1)				GPIO19 (P3)	GPIO19 (P3)	GPIO19 (P3)	GPIO19 (P3)	GPIO19 (P3)	GPIO19 (P3)	GPIO19 (P3)	GPIO19 (P3)
23	UORXD					UORXD (P1)	GPIO20 (P3)	GPIO20 (P3)	GPIO20 (P3)	GPIO20 (P3)	GPIO20 (P3)	GPIO20 (P3)	GPIO20 (P3)
24	UOTXD					UOTXD (P1)	GPIO21 (P3)	GPIO21 (P3)	GPIO21 (P3)	GPIO21 (P3)	GPIO21 (P3)	GPIO21 (P3)	GPIO21 (P3)
25	XTAL_N												
26	XTAL_P												
27	VDDA												
28	VDDA												
29	GND												

¹ For USB Serial/JTAG, the USB_D- and USB_D+ can be swapped by configuring the USB_SERIAL_JTAG_EXCHG_PINS bit according to [ESP32-C3 Technical Reference Manual](#).

² Signals of UART0 and SPI2 interface can be mapped to any GPIO pins through the GPIO Matrix, regardless of whether they are directly routed to **fixed pins** via IO MUX.

2.4 Power Supply

ESP8685 has four input power pins:

- VDDA1
- VDDA2
- VDD3P3_RTC
- VDD3P3_CPU

VDDA1 and VDDA2 are the input power supply for the analog domain.

RTC IO is powered from VDD3P3_RTC.

The RTC domain is powered from Low Power Voltage Regulator, which is powered from VDD3P3_RTC.

The Digital System domain is powered from Digital System Voltage Regulator, which is powered from VDD3P3_CPU and VDD3P3_RTC at the same time.

Digital IO is powered from VDD3P3_CPU.

The power scheme diagram is shown in Figure 2-2.




Figure 2-2. ESP8685 Power Scheme

Once the power is supplied to the chip, its power rails need a short time to stabilize. After that, CHIP_EN – the pin used for power-up and reset – is pulled high to activate the chip. For information on CHIP_EN as well as power-up and reset timing, see Figure 2-3 and Table 2-3.




Figure 2-3. Visualization of Timing Parameters for Power-up and Reset

Table 2-3. Description of Timing Parameters for Power-up and Reset

Parameter	Description	Min (μs)
t_{STBL}	Time reserved for the power rails of VDDA, VDD3P3, VDD3P3_RTC, and VDD3P3_CPU to stabilize before the CHIP_EN pin is pulled high to activate the chip	50
t_{RST}	Time reserved for CHIP_EN to stay below V_{IL_nRST} to reset the chip (see Table 5-3)	50

3 Boot Configurations

The chip allows for configuring the following boot parameters through [strapping pins](#) and [eFuse parameters](#) at power-up or a hardware reset, without microcontroller interaction.

- **Chip boot mode**
 - Strapping pins: GPIO2, GPIO8, and GPIO9
- **ROM message printing**
 - Strapping pin: GPIO8
 - eFuse parameters: EFUSE_UART_PRINT_CONTROL and EFUSE_USB_PRINT_CHANNEL

The default values of all the above eFuse parameters are 0, which means that they are not burnt. Given that eFuse is one-time programmable, once programmed to 1, it can never be reverted to 0. For how to program eFuse parameters, please refer to [ESP32-C3 Technical Reference Manual](#) > Chapter *eFuse Controller*.

The default values of the strapping pins, namely the logic levels, are determined by pins' internal weak pull-up/pull-down resistors at reset if the pins are not connected to any circuit, or connected to an external high-impedance circuit.

Table 3-1. Default Configuration of Strapping Pins

Strapping Pin	Default Configuration	Bit Value
GPIO2	Floating	–
GPIO8	Floating	–
GPIO9	Weak pull-up	1

To change the bit values, the strapping pins should be connected to external pull-down/pull-up resistances. If the ESP8685 is used as a device by a host MCU, the strapping pin voltage levels can also be controlled by the host MCU.

All strapping pins have latches. At Chip Reset, the latches sample the bit values of their respective strapping pins and store them until the chip is powered down or shut down. The states of latches cannot be changed in any other way. It makes the strapping pin values available during the entire chip operation, and the pins are freed up to be used as regular IO pins after reset. For details on Chip Reset, see [ESP32-C3 Technical Reference Manual](#) > Chapter *Reset and Clock*.

The timing of signals connected to the strapping pins should adhere to the *setup time* and *hold time* specifications in Table 3-2 and Figure 3-1.

Table 3-2. Description of Timing Parameters for the Strapping Pins

Parameter	Description	Min (ms)
t_{SU}	<i>Setup time</i> is the time reserved for the power rails to stabilize before the CHIP_EN pin is pulled high to activate the chip.	0
t_H	<i>Hold time</i> is the time reserved for the chip to read the strapping pin values after CHIP_EN is already high and before these pins start operating as regular IO pins.	3




Figure 3-1. Visualization of Timing Parameters for the Strapping Pins

3.1 Chip Boot Mode Control

GPIO2, GPIO8, and GPIO9 control the boot mode after the reset is released. See Table 3-3 *Chip Boot Mode Control*.

Table 3-3. Chip Boot Mode Control

Boot Mode	GPIO2 ²	GPIO8	GPIO9
SPI boot mode	1	Any value	1
Joint download boot mode ³	1	1	0

¹ **Bold** marks the default value and configuration.

² GPIO2 actually does not determine SPI Boot and Joint Download Boot mode, but it is recommended to pull this pin up due to glitches.

³ Joint Download Boot mode supports the following download methods:

- USB-Serial-JTAG Download Boot
- UART Download Boot

In SPI Boot mode, the ROM bootloader loads and executes the program from SPI flash to boot the system.

In Joint Download Boot mode, users can download binary files into flash using UART0 or USB interface. It is also possible to download binary files into SRAM and execute it from SRAM.

In addition to SPI Boot and Joint Download Boot modes, ESP8685 also supports SPI Download Boot mode. For details, please see [ESP32-C3 Technical Reference Manual](#) > Chapter *Chip Boot Control*.

3.2 ROM Messages Printing Control

During the boot process, the messages by the ROM code can be printed to:

- (Default) UART0 and USB Serial/JTAG controller

- UART0
- USB Serial/JTAG controller

EFUSE_UART_PRINT_CONTROL and GPIO8 control ROM messages printing to **UART0** as shown in Table 3-4 *UART0 ROM Message Printing Control*.

Table 3-4. UART0 ROM Message Printing Control

UART0 ROM Code Printing	EFUSE_UART_PRINT_CONTROL	GPIO8
Enabled	0	Ignored
	1	0
	2	1
Disabled	1	1
	2	0
	3	Ignored

¹ **Bold** marks the default value and configuration.

EFUSE_USB_PRINT_CHANNEL controls the printing to **USB Serial/JTAG controller** as shown in Table 3-5 *USB Serial/JTAG ROM Message Printing Control*.

Table 3-5. USB Serial/JTAG ROM Message Printing Control

USB Serial/JTAG ROM Code Printing	EFUSE_DIS_USB_SERIAL_JTAG ²	EFUSE_USB_PRINT_CHANNEL
Enabled	0	0
Disabled	0	1
	1	Ignored

¹ **Bold** marks the default value and configuration.

² EFUSE_DIS_USB_SERIAL_JTAG controls whether to disable USB Serial/JTAG.

4 Functional Description

4.1 System

This section describes the core of the chip's operation, covering its microprocessor, memory organization, system components, and security features.

4.1.1 Microprocessor and Master

This subsection describes the core processing units within the chip and their capabilities.

4.1.1.1 High-Performance CPU

ESP8685 has a low-power 32-bit RISC-V single-core microprocessor with the following features:

- four-stage pipeline that supports a clock frequency of up to 160 MHz
- RV32IMC ISA
- 32-bit multiplier and 32-bit divider
- up to 32 vectored interrupts at seven priority levels
- up to 8 hardware breakpoints/watchpoints
- up to 16 PMP regions
- JTAG for debugging

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *High-Performance CPU*.

4.1.1.2 GDMA Controller

ESP8685 has a general DMA controller (GDMA) with six independent channels, i.e. three transmit channels and three receive channels. These six channels are shared by peripherals with DMA feature. The GDMA controller implements a fixed-priority scheme among these channels, whose priority can be configured.

The GDMA controller controls data transfer using linked lists. It allows peripheral-to-memory and memory-to-memory data transfer at a high speed. All channels can access internal RAM.

Peripherals on ESP8685 with DMA feature are SPI2, UHCIO, I2S, AES, SHA, and ADC.

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *GDMA Controller (DMA)*.

4.1.2 Memory Organization

This subsection describes the memory arrangement to explain how data is stored, accessed, and managed for efficient operation.

Figure 4-1 illustrates the address mapping structure of ESP8685.




Figure 4-1. Address Mapping Structure

Note:

The memory space with gray background is not available for use.

4.1.2.1 Internal Memory

The internal memory of ESP8685 refers to the memory integrated on the chip die or in the chip package, including ROM, SRAM, eFuse, and flash.

- **384 KB of ROM:** for booting and core functions
- **400 KB of on-chip SRAM:** for data and instructions, running at a configurable frequency of up to 160 MHz. Of the 400 KB SRAM, 16 KB is configured for cache
- **RTC FAST memory:** 8 KB of SRAM that can be accessed by the main CPU. It can retain data in Deep-sleep mode
- **4 Kbit of eFuse:** 1792 bits are reserved for your data, such as encryption key and device ID

- **In-package flash**

- For specifications, refer to Section [5.6 Memory Specifications](#).

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *System and Memory*.

4.1.2.2 Cache

ESP8685 has an eight-way set associative cache. This cache is read-only and has the following features:

- size: 16 KB
- block size: 32 bytes
- pre-load function
- lock function
- critical word first and early restart

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *System and Memory*.

4.1.2.3 eFuse Controller

The eFuse memory is a one-time programmable memory that stores parameters and user data, and the eFuse controller of ESP8685 is used to program and read this eFuse memory.

Feature List

- Configurable write protection
- Configurable read protection
- Various hardware encoding schemes against data corruption

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *eFuse Controller*.

4.1.3 System Components

This subsection describes the essential components that contribute to the overall functionality and control of the system.

4.1.3.1 IO MUX and GPIO Matrix

ESP8685 has 15 GPIO pins which can be assigned various functions by configuring corresponding registers. Besides digital signals, some GPIOs can be also used for analog functions, such as ADC.

All GPIOs have selectable internal pull-up or pull-down, or can be set to high impedance. When these GPIOs are configured as an input, the input value can be read by software through the register. Input GPIOs can also be set to generate edge-triggered or level-triggered CPU interrupts. All digital IO pins are bi-directional, non-inverting and tristate, including input and output buffers with tristate control. These pins can be multiplexed with other functions, such as the UART, etc. For low-power operations, the GPIOs can be set to holding state.

The IO MUX and the GPIO matrix are used to route signals from peripherals to GPIO pins. Together they provide highly configurable I/O. Using GPIO Matrix, peripheral input signals can be configured from any IO pins while peripheral output signals can be configured to any IO pins.

Table 4-1 shows the IO MUX functions of each pin.

Table 4-1. IO MUX Pin Functions

Name	No.	Function 0	Function 1	Function 2	Reset	Notes
XTAL_32K_P	4	GPIO0	GPIO0	—	0	R
XTAL_32K_N	5	GPIO1	GPIO1	—	0	R
GPIO2	6	GPIO2	GPIO2	FSPIQ	1	R
GPIO3	8	GPIO3	GPIO3	—	1	R
MTMS	9	MTMS	GPIO4	FSPiHD	1	R
MTDI	10	MTDI	GPIO5	FSPiWP	1	R
MTCK	12	MTCK	GPIO6	FSPiCLK	1*	G
MTDO	13	MTDO	GPIO7	FSPiD	1	G
GPIO8	14	GPIO8	GPIO8	—	1	—
GPIO9	15	GPIO9	GPIO9	—	3	—
GPIO10	16	GPIO10	GPIO10	FSPiCS0	1	G
GPIO18	21	GPIO18	GPIO18	—	0	USB, G
GPIO19	22	GPIO19	GPIO19	—	0*	USB
UORXD	23	UORXD	GPIO20	—	3	G
UOTXD	24	UOTXD	GPIO21	—	4	—

Reset

The default configuration of each pin after reset:

- **0** - input disabled, in high impedance state (IE = 0)
- **1** - input enabled, in high impedance state (IE = 1)
- **2** - input enabled, pull-down resistor enabled (IE = 1, WPD = 1)
- **3** - input enabled, pull-up resistor enabled (IE = 1, WPU = 1)
- **4** - output enabled, pull-up resistor enabled (OE = 1, WPU = 1)
- **0*** - input disabled, pull-up resistor enabled (IE = 0, WPU = 0, USB_WPU = 1). See details in Notes
- **1*** - When the value of eFuse bit EFUSE_DIS_PAD_JTAG is
 - 0, input enabled, pull-up resistor enabled (IE = 1, WPU = 1)
 - 1, input enabled, in high impedance state (IE = 1)

We recommend pulling high or low GPIO pins in high impedance state to avoid unnecessary power consumption. You may add pull-up and pull-down resistors in your PCB design referring to Table 5-3, or enable internal pull-up and pull-down resistors during software initialization.

Notes

- **R** - These pins have analog functions.

- **USB** - GPIO18 and GPIO19 are USB pins. The pull-up value of a USB pin is controlled by the pin's pull-up value together with USB pull-up value. If any of the two pull-up values is 1, the pin's pull-up resistor will be enabled. The pull-up resistors of USB pins are controlled by USB_SERIAL_JTAG_DP_PULLUP bit.
- **G** - These pins have glitches during power-up. See details in Table 4-2.

Table 4-2. Power-Up Glitches on Pins

Pin	Glitch ¹	Typical Time Period (ns)
MTCK	Low-level glitch	5
MTDO	Low-level glitch	5
GPIO10	Low-level glitch	5
UORXD	Low-level glitch	5
GPIO18	High-level glitch	50000

¹ Low-level glitch: the pin is at a low level output status during the time period;

High-level glitch: the pin is at a high level output status during the time period;

Pull-down glitch: the pin is at an internal weak pulled-down status during the time period;

Pull-up glitch: the pin is at an internal weak pulled-up status during the time period.

Please refer to Table 5-3 for detailed parameters about low/high-level and pull-down/up.

Table 4-3 shows the peripheral input/output signals via GPIO matrix.

Please pay attention to the configuration of the bit GPIO_FUNC n _OEN_SEL:

- GPIO_FUNC n _OEN_SEL = 1: the output enable is controlled by the corresponding bit n of GPIO_ENABLE_REG:
 - GPIO_ENABLE_REG = 0: output is disabled;
 - GPIO_ENABLE_REG = 1: output is enabled;
- GPIO_FUNC n _OEN_SEL = 0: use the output enable signal from peripheral, for example SPIQ_oe in the column "Output enable signal when GPIO_FUNC n _OEN_SEL = 0" of Table 4-3. Note that the signals such as SPIQ_oe can be 1 (1'd1) or 0 (1'd0), depending on the configuration of corresponding peripherals. If it is 1'd1 in the "Output enable signal when GPIO_FUNC n _OEN_SEL = 0", it indicates that once the register GPIO_FUNC n _OEN_SEL is cleared, the output signal is always enabled by default.

Note:

Signals are numbered consecutively, but not all signals are valid.

- For input signals, only 6 ~ 11, 45, 53, 54, 63 ~ 68, 97 ~ 100 are valid.
- For output signals, only 6 ~ 11, 45 ~ 50, 53 ~ 58, 63 ~ 73, 97 ~ 100, 123 ~ 125 are valid.

Table 4-3. Peripheral Signals via GPIO Matrix

Signal No.	Input Signal	Default value	Direct Input through IO MUX	Output Signal	Output enable signal when GPIO_FUNC n _OEN_SEL= 0	Direct Output through IO_MUX
0	-	-	-	-	1'd1	no
1	-	-	-	-	1'd1	no
2	-	-	-	-	1'd1	no
3	-	-	-	-	1'd1	no
4	-	-	-	-	1'd1	no
5	-	-	-	-	1'd1	no
6	UORXD_in	0	yes	UOTXD_out	1'd1	yes
7	UOCTS_in	0	no	UORTS_out	1'd1	no
8	UODSR_in	0	no	UODTR_out	1'd1	no
9	U1RXD_in	0	no	U1TXD_out	1'd1	no
10	U1CTS_in	0	no	U1RTS_out	1'd1	no
11	U1DSR_in	0	no	U1DTR_out	1'd1	no
12	I2S_MCLK_in	0	no	I2S_MCLK_out	1'd1	no
13	I2SO_BCK_in	0	no	I2SO_BCK_out	1'd1	no
14	I2SO_WS_in	0	no	I2SO_WS_out	1'd1	no
15	I2SI_SD_in	0	no	I2SO_SD_out	1'd1	no
16	I2SI_BCK_in	0	no	I2SI_BCK_out	1'd1	no
17	I2SI_WS_in	0	no	I2SI_WS_out	1'd1	no
18	gpio_bt_priority	0	no	gpio_wlan_prio	1'd1	no
19	gpio_bt_active	0	no	gpio_wlan_active	1'd1	no
20	-	-	-	-	1'd1	no
21	-	-	-	-	1'd1	no
22	-	-	-	-	1'd1	no
23	-	-	-	-	1'd1	no
24	-	-	-	-	1'd1	no

Signal No.	Input Signal	Default value	Direct Input through IO MUX	Output Signal	Output enable signal when GPIO_FUNC n _OEN_SEL= 0	Direct Output through IO_MUX
25	-	-	-	-	1'd1	no
26	-	-	-	-	1'd1	no
27	-	-	-	-	1'd1	no
28	cpu_gpio_in0	0	no	cpu_gpio_out0	cpu_gpio_out_oen0	no
29	cpu_gpio_in1	0	no	cpu_gpio_out1	cpu_gpio_out_oen1	no
30	cpu_gpio_in2	0	no	cpu_gpio_out2	cpu_gpio_out_oen2	no
31	cpu_gpio_in3	0	no	cpu_gpio_out3	cpu_gpio_out_oen3	no
32	cpu_gpio_in4	0	no	cpu_gpio_out4	cpu_gpio_out_oen4	no
33	cpu_gpio_in5	0	no	cpu_gpio_out5	cpu_gpio_out_oen5	no
34	cpu_gpio_in6	0	no	cpu_gpio_out6	cpu_gpio_out_oen6	no
35	cpu_gpio_in7	0	no	cpu_gpio_out7	cpu_gpio_out_oen7	no
36	-	-	-	usb_jtag_tck	1'd1	no
37	-	-	-	usb_jtag_tms	1'd1	no
38	-	-	-	usb_jtag_tdi	1'd1	no
39	-	-	-	usb_jtag_tdo	1'd1	no
40	-	-	-	-	1'd1	no
41	-	-	-	-	1'd1	no
42	-	-	-	-	1'd1	no
43	-	-	-	-	1'd1	no
44	-	-	-	-	1'd1	no
45	ext_adc_start	0	no	ledc_ls_sig_out0	1'd1	no
46	-	-	-	ledc_ls_sig_out1	1'd1	no
47	-	-	-	ledc_ls_sig_out2	1'd1	no
48	-	-	-	ledc_ls_sig_out3	1'd1	no
49	-	-	-	ledc_ls_sig_out4	1'd1	no
50	-	-	-	ledc_ls_sig_out5	1'd1	no
51	rmt_sig_in0	0	no	rmt_sig_out0	1'd1	no

Signal No.	Input Signal	Default value	Direct Input through IO MUX	Output Signal	Output enable signal when GPIO_FUNC n _OEN_SEL= 0	Direct Output through IO_MUX
52	rmt_sig_in1	0	no	rmt_sig_out1	1'd1	no
53	I2CEXT0_SCL_in	1	no	I2CEXT0_SCL_out	I2CEXT0_SCL_oe	no
54	I2CEXT0_SDA_in	1	no	I2CEXT0_SDA_out	I2CEXT0_SDA_oe	no
55	-	-	-	gpio_sd0_out	1'd1	no
56	-	-	-	gpio_sd1_out	1'd1	no
57	-	-	-	gpio_sd2_out	1'd1	no
58	-	-	-	gpio_sd3_out	1'd1	no
59	-	-	-	I2SO_SD1_out	1'd1	no
60	-	-	-	-	1'd1	no
61	-	-	-	-	1'd1	no
62	-	-	-	-	1'd1	no
63	FSPICLK_in	0	yes	FSPICLK_out_mux	FSPICLK_oe	yes
64	FSPIQ_in	0	yes	FSPIQ_out	FSPIQ_oe	yes
65	FSPID_in	0	yes	FSPID_out	FSPID_oe	yes
66	FSPiHD_in	0	yes	FSPiHD_out	FSPiHD_oe	yes
67	FSPiWP_in	0	yes	FSPiWP_out	FSPiWP_oe	yes
68	FSPiCS0_in	0	yes	FSPiCS0_out	FSPiCS0_oe	yes
69	-	-	-	FSPiCS1_out	FSPiCS1_oe	no
70	-	-	-	FSPiCS2_out	FSPiCS2_oe	no
71	-	-	-	FSPiCS3_out	FSPiCS3_oe	no
72	-	-	-	FSPiCS4_out	FSPiCS4_oe	no
73	-	-	-	FSPiCS5_out	FSPiCS5_oe	no
74	twai_rx	1	no	twai_tx	1'd1	no
75	-	-	-	twai_bus_off_on	1'd1	no
76	-	-	-	twai_clkout	1'd1	no
77	-	-	-	-	1'd1	no
78	-	-	-	-	1'd1	no

Signal No.	Input Signal	Default value	Direct Input through IO MUX	Output Signal	Output enable signal when GPIO_FUNC n _OEN_SEL= 0	Direct Output through IO_MUX
79	-	-	-	-	1'd1	no
80	-	-	-	-	1'd1	no
81	-	-	-	-	1'd1	no
82	-	-	-	-	1'd1	no
83	-	-	-	-	1'd1	no
84	-	-	-	-	1'd1	no
85	-	-	-	-	1'd1	no
86	-	-	-	-	1'd1	no
87	-	-	-	-	1'd1	no
88	-	-	-	-	1'd1	no
89	-	-	-	ant_sel0	1'd1	no
90	-	-	-	ant_sel1	1'd1	no
91	-	-	-	ant_sel2	1'd1	no
92	-	-	-	ant_sel3	1'd1	no
93	-	-	-	ant_sel4	1'd1	no
94	-	-	-	ant_sel5	1'd1	no
95	-	-	-	ant_sel6	1'd1	no
96	-	-	-	ant_sel7	1'd1	no
97	sig_in_func_97	0	no	sig_in_func97	1'd1	no
98	sig_in_func_98	0	no	sig_in_func98	1'd1	no
99	sig_in_func_99	0	no	sig_in_func99	1'd1	no
100	sig_in_func_100	0	no	sig_in_func100	1'd1	no
101	-	-	-	-	1'd1	no
102	-	-	-	-	1'd1	no
103	-	-	-	-	1'd1	no
104	-	-	-	-	1'd1	no
105	-	-	-	-	1'd1	no

Signal No.	Input Signal	Default value	Direct Input through IO MUX	Output Signal	Output enable signal when GPIO_FUNC n _OEN_SEL= 0	Direct Output through IO_MUX
106	-	-	-	-	1'd1	no
107	-	-	-	-	1'd1	no
108	-	-	-	-	1'd1	no
109	-	-	-	-	1'd1	no
110	-	-	-	-	1'd1	no
111	-	-	-	-	1'd1	no
112	-	-	-	-	1'd1	no
113	-	-	-	-	1'd1	no
114	-	-	-	-	1'd1	no
115	-	-	-	-	1'd1	no
116	-	-	-	-	1'd1	no
117	-	-	-	-	1'd1	no
118	-	-	-	-	1'd1	no
119	-	-	-	-	1'd1	no
120	-	-	-	-	1'd1	no
121	-	-	-	-	1'd1	no
122	-	-	-	-	1'd1	no
123	-	-	-	CLK_OUT_out1	1'd1	no
124	-	-	-	CLK_OUT_out2	1'd1	no
125	-	-	-	CLK_OUT_out3	1'd1	no
126	-	-	-	-	1'd1	no
127	-	-	-	usb_jtag_trst	1'd1	no

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *IO MUX and GPIO Matrix*.

4.1.3.2 Reset

The ESP8685 chip provides four types of reset that occur at different levels, namely CPU Reset, Core Reset, System Reset, and Chip Reset. Except for Chip Reset, all reset types preserve the data stored in internal memory.

Feature List

- Support four reset levels:
 - CPU Reset: Only resets CPU core. Once such reset is released, the instructions from the CPU reset vector will be executed
 - Core Reset: Resets the whole digital system except RTC, including CPU, peripherals, Wi-Fi, Bluetooth® LE, and digital GPIOs
 - System Reset: Resets the whole digital system, including RTC
 - Chip Reset: Resets the whole chip
- Support software reset and hardware reset:
 - Software Reset: The CPU can trigger a software reset by configuring the corresponding registers
 - Hardware Reset: Hardware reset is directly triggered by the circuit

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *Reset and Clock*.

4.1.3.3 Clock

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *Reset and Clock*.

CPU Clock

The CPU clock has three possible sources:

- external main crystal clock
- fast RC oscillator (typically about 17.5 MHz, and adjustable)
- PLL clock

The application can select the clock source from the three clocks above. The selected clock source drives the CPU clock directly, or after division, depending on the application. Once the CPU is reset, the default clock source would be the external main crystal clock divided by 2.

Note:

ESP8685 is unable to operate without an external main crystal clock.

RTC Clock

The RTC slow clock is used for RTC counter, RTC watchdog and low-power controller. It has three possible sources:

- external low-speed (32 kHz) crystal clock
- internal slow RC oscillator (typically about 136 kHz, and adjustable)
- internal fast RC oscillator divided clock (derived from the fast RC oscillator divided by 256)

The RTC fast clock is used for RTC peripherals and sensor controllers. It has two possible sources:

- external main crystal clock divided by 2
- internal fast RC oscillator divide-by-N clock (typically about 17.5 MHz, and adjustable)

4.1.3.4 Interrupt Matrix

The Interrupt Matrix in the ESP8685 chip independently routes peripheral interrupt sources to the ESP-RISC-V CPU's peripheral interrupts, to timely inform CPU to process the coming interrupts.

Feature List

- Accept 62 peripheral interrupt sources as input
- Generate 31 CPU peripheral interrupts to CPU as output
- Query current interrupt status of peripheral interrupt sources
- Configure priority, type, threshold, and enable signal of CPU interrupts

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *Interrupt Matrix*.

4.1.3.5 System Timer

ESP8685 integrates a 52-bit system timer, which has two 52-bit counters and three comparators. The system timer has the following features:

- counters with a fixed clock frequency of 16 MHz
- three types of independent interrupts generated according to alarm value
- two alarm modes: target mode and period mode
- 52-bit target alarm value and 26-bit periodic alarm value
- automatic reload of counter value
- counters can be stalled if the CPU is stalled or in OCD mode

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *System Timer*.

4.1.3.6 Power Management Unit

The ESP8685 has an advanced Power Management Unit (PMU). It can be flexibly configured to power up different power domains of the chip to achieve the best balance between chip performance, power consumption, and wakeup latency.

Configuring the PMU is a complex procedure. To simplify power management for typical scenarios, there are the following **predefined power modes** that power up different combinations of power domains:

- **Active mode** – The CPU, RF circuits, and all peripherals are on. The chip can process data, receive, transmit, and listen.
- **Modem-sleep mode** – The CPU is on, but the clock frequency can be reduced. The wireless connections can be configured to remain active as RF circuits are periodically switched on when required.
- **Light-sleep mode** – The CPU stops running, and can be optionally powered on. The chip can be woken up via all wake up mechanisms: MAC, RTC timer, or external interrupts. Wireless connections can remain active. Some groups of digital peripherals can be optionally shut down.
- **Deep-sleep mode** – Only RTC is powered on. Wireless connection data is stored in RTC memory.

For power consumption in different power modes, see Section [5.5 Current Consumption](#).

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *Low-Power Management (RTC_CNTL)*.

4.1.3.7 Timer Group

ESP8685 has two 54-bit general-purpose timers, which are based on 16-bit prescalers and 54-bit auto-reload-capable up/down-timers.

The timers' features are summarized as follows:

- a 16-bit clock prescaler, from 1 to 65536
- a 54-bit time-base counter programmable to be incrementing or decrementing
- able to read real-time value of the time-base counter
- halting and resuming the time-base counter
- programmable alarm generation
- level interrupt generation

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *Timer Group (TIMG)*.

4.1.3.8 Watchdog Timers

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *Watchdog Timers*.

Digital Watchdog Timers

ESP8685 contains three digital watchdog timers: one in each of the two timer groups (called Main System Watchdog Timers, or MWDT) and one in the RTC module (called the RTC Watchdog Timer, or RWDT).

During the flash boot process, RWDT and the MWDT in timer group 0 (TIMGO) are enabled automatically in order to detect and recover from booting errors.

Digital watchdog timers have the following features:

- four stages, each with a programmable timeout value. Each stage can be configured, enabled and disabled separately
- interrupt, CPU reset, or core reset for MWDT upon expiry of each stage; interrupt, CPU reset, core reset, or system reset for RWDT upon expiry of each stage
- 32-bit expiry counter
- write protection, to prevent RWDT and MWDT configuration from being altered inadvertently
- flash boot protection
If the boot process from an SPI flash does not complete within a predetermined period of time, the watchdog will reboot the entire main system.

Analog Watchdog Timer

ESP8685 also has one analog watchdog timer: RTC super watchdog timer (SWD). It is an ultra-low-power circuit in analog domain that helps to prevent the system from operating in a sub-optimal state and resets the system if required.

SWD has the following features:

- Ultra-low power
- Interrupt to indicate that the SWD timeout period is close to expiring
- Various dedicated methods for software to feed SWD, which enables SWD to monitor the working state of the whole operating system

4.1.3.9 Permission Control

ESP8685 includes a Permission Controller (PMS), which allocates the hardware resources (memory and peripherals) to two isolated environments, thereby realizing the separation of privileged and unprivileged environments.

Feature List

- Independent access management in a privileged environment and unprivileged environment
- Independent access management to internal memory, including
 - CPU access to internal memory
 - GDMA access to internal memory
- Independent access management to external memory, including
 - CPU to external memory via SPI1
 - CPU to external memory via Cache
- Independent access management to peripheral regions, including
 - CPU access to peripheral regions
 - Interrupt upon unsupported access alignment
- Address splitting for more flexible access management

- Register locks to secure the integrity of access management related registers
- Interrupt upon unauthorized access

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *Permission Control (PMS)*.

4.1.3.10 System Registers

The System Registers in the ESP8685 chip are used to configure various auxiliary chip features.

Feature List

- Control system and memory
- Control clock
- Control software interrupt
- Control low-power management
- Control peripheral clock gating and reset

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *System Registers (HP_SYSREG)*.

4.1.3.11 Debug Assistant

The Debug Assistant provides a set of functions to help locate bugs and issues during software debugging. It offers various monitoring capabilities and logging features to assist in identifying and resolving software errors efficiently.

Feature List

- **Read/write monitoring:** Monitors whether the CPU bus has read from or written to a specified address space. A detected read or write will trigger an interrupt.
- **Stack pointer (SP) monitoring:** Monitors whether the SP exceeds the specified address space. A bounds violation will trigger an interrupt.
- **Program counter (PC) logging:** Records PC value. The developer can get the last PC value at the most recent CPU reset.
- **Bus access logging:** Records the information about bus access. When the CPU or DMA writes a specified value, the Debug Assistant module will record the address and PC value of this write operation, and push the data to the SRAM.

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *Debug Assistant (ASSIST_DEBUG)*.

4.1.4 Cryptography and Security Component

This subsection describes the security features incorporated into the chip, which safeguard data and operations.

4.1.4.1 AES Accelerator

ESP8685 integrates an Advanced Encryption Standard (AES) accelerator, which is a hardware device that speeds up computation using AES algorithm significantly, compared to AES algorithms implemented solely in software. The AES accelerator integrated in ESP8685 has two working modes, which are Typical AES and DMA-AES.

Feature List

- Typical AES working mode
 - AES-128/AES-256 encryption and decryption
- DMA-AES working mode
 - AES-128/AES-256 encryption and decryption
 - Block cipher mode
 - * ECB (Electronic Codebook)
 - * CBC (Cipher Block Chaining)
 - * OFB (Output Feedback)
 - * CTR (Counter)
 - * CFB8 (8-bit Cipher Feedback)
 - * CFB128 (128-bit Cipher Feedback)
 - Interrupt on completion of computation

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *AES Accelerator (AES)*.

4.1.4.2 HMAC Accelerator

The HMAC Accelerator (HMAC) module is designed to compute Message Authentication Codes (MACs) using the SHA-256 Hash algorithm and keys as described in RFC 2104. It provides hardware support for HMAC computations, significantly reducing software complexity and improving performance.

Feature List

- Standard HMAC-SHA-256 algorithm
- Hash result only accessible by configurable hardware peripheral (in downstream mode)
- Compatible to challenge-response authentication algorithm
- Generates required keys for the Digital Signature (DS) peripheral (in downstream mode)
- Re-enables soft-disabled JTAG (in downstream mode)

For details, see the [ESP32-C3 Technical Reference Manual](#) > Chapter *HMAC Accelerator*.

4.1.4.3 RSA Accelerator

The RSA accelerator provides hardware support for high-precision computation used in various RSA asymmetric cipher algorithms, significantly improving their run time and reducing their software complexity. Compared with RSA algorithms implemented solely in software, this hardware accelerator can speed up RSA algorithms significantly.

Feature List

- Large-number modular exponentiation with two optional acceleration options, operands width up to 3072 bits
- Large-number modular multiplication, operands width up to 3072 bits
- Large-number multiplication, operands width up to 1536 bits
- Operands of different widths
- Interrupt on completion of computation

For details, see the [ESP32-C3 Technical Reference Manual](#) > Chapter *RSA Accelerator*.

4.1.4.4 SHA Accelerator

The SHA Accelerator (SHA) is a hardware device that speeds up SHA algorithm significantly, compared to SHA algorithm implemented solely in software. The SHA accelerator integrated in ESP8685 has two working modes, which are Typical SHA and DMA-SHA.

Feature List

- The following hash algorithms introduced in [FIPS PUB 180-4 Spec](#).
 - SHA-1
 - SHA-224
 - SHA-256
- Two working modes
 - Typical SHA
 - DMA-SHA
- Interleaved function when working in Typical SHA working mode
- Interrupt function when working in DMA-SHA working mode

For more details, see the [ESP32-C3 Technical Reference Manual](#) > Chapter *SHA Accelerator (SHA)*.

4.1.4.5 Digital Signature

The Digital Signature (DS) module in the ESP8685 chip generates message signatures based on RSA with hardware acceleration.

Feature List

- RSA digital signatures with key length up to 3072 bits
- Encrypted private key data, only decryptable by DS module
- SHA-256 digest to protect private key data against tampering by an attacker

For more details, see the [ESP32-C3 Technical Reference Manual](#) > Chapter *Digital Signature (DS)*.

4.1.4.6 External Memory Encryption and Decryption

The External Memory Encryption and Decryption (XTS_AES) module in the ESP8685 chip provides security for users' application code and data stored in the external memory (flash).

Feature List

- General XTS_AES algorithm, compliant with IEEE Std 1619-2007
- Software-based manual encryption
- High-speed auto decryption, without software's participation
- Encryption and decryption functions jointly determined by registers configuration, eFuse parameters, and boot mode

For more details, see the [ESP32-C3 Technical Reference Manual](#) > Chapter *External Memory Encryption and Decryption (XTS_AES)*.

4.1.4.7 Random Number Generator

The Random Number Generator (RNG) in the ESP8685 is a true random number generator that generates 32-bit random numbers for cryptographic operations from a physical process.

Feature List

- RNG entropy source
 - Thermal noise from high-speed ADC or SAR ADC
 - An asynchronous clock mismatch

For more details about the Random Number Generator, refer to the [ESP32-C3 Technical Reference Manual](#) > Chapter *Random Number Generator (RNG)*.

4.2 Peripherals

This section describes the chip's peripheral capabilities, covering connectivity interfaces and on-chip sensors that extend its functionality.

4.2.1 Connectivity Interface

This subsection describes the connectivity interfaces on the chip that enable communication and interaction with external devices and networks.

4.2.1.1 UART Controller

ESP8685 has two UART interfaces, i.e. UART0 and UART1, which support IrDA and asynchronous communication (RS232 and RS485) at a speed of up to 5 Mbps. The UART controller provides hardware flow control (CTS and RTS signals) and software flow control (XON and XOFF). Both UART interfaces connect to GDMA via UHCIO, and can be accessed by the GDMA controller or directly by the CPU.

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *UART Controller (UART, LP_UART)*.

Pin Assignment

For details, see Section [2.3 Peripheral Pin Assignment](#).

4.2.1.2 SPI Controller

ESP8685 has the following SPI interfaces:

- **SPIO** used by ESP8685's GDMA controller and cache to access in-package flash
- **SPI1** used by the CPU to access in-package flash
- **SPI2** is a general purpose SPI controller with access to a DMA channel allocated by the GDMA controller

Features of SPIO and SPI1

- Supports Single SPI, Dual SPI, and Quad SPI, QPI modes
- Configurable clock frequency with a maximum of 120 MHz in Single Transfer Rate (STR) mode
- Data transmission is in bytes

Features of SPI2

- Supports operation as a master or slave
- Connects to a DMA channel allocated by the GDMA controller
- Supports Single SPI, Dual SPI, and Quad SPI, QPI
- Configurable clock polarity (CPOL) and phase (CPHA)
- Configurable clock frequency
- Data transmission is in bytes

- Configurable read and write data bit order: most-significant bit (MSB) first, or least-significant bit (LSB) first
- As a master
 - Supports 2-line full-duplex communication with clock frequency up to 80 MHz
 - Supports 1-, 2-, 4-line half-duplex communication with clock frequency up to 80 MHz
 - Provides six SPI_CS pins for connection with six independent SPI slaves
 - Configurable CS setup time and hold time
- As a slave
 - Supports 2-line full-duplex communication with clock frequency up to 60 MHz
 - Supports 1-, 2-, 4-line half-duplex communication with clock frequency up to 60 MHz

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *SPI Controller (SPI)*.

Pin Assignment

For details, see Section [2.3 Peripheral Pin Assignment](#).

4.2.1.3 I2C Controller

ESP8685 has an I2C bus interface which is used for I2C master mode or slave mode, depending on your configuration. The I2C interface supports:

- standard mode (100 Kbit/s)
- fast mode (400 Kbit/s)
- up to 800 Kbit/s (constrained by SCL and SDA pull-up strength)
- 7-bit and 10-bit addressing mode
- double addressing mode
- 7-bit broadcast address

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *I2C Controller (I2C)*.

Pin Assignment

For details, see Section [2.3 Peripheral Pin Assignment](#).

4.2.1.4 I2S Controller

ESP8685 includes a standard I2S interface. This interface can operate as a master or a slave in full-duplex mode or half-duplex mode, and can be configured for 8-bit, 16-bit, 24-bit, or 32-bit serial communication. BCK clock frequency, from 10 kHz up to 40 MHz, is supported.

The I2S interface connects to the GDMA controller. The interface supports TDM PCM, TDM MSB alignment, TDM standard, and PDM standard.

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *I2S Controller (I2S)*.

Pin Assignment

For details, see Section [2.3 Peripheral Pin Assignment](#).

4.2.1.5 USB Serial/JTAG Controller

ESP8685 integrates a USB Serial/JTAG controller. This controller has the following features:

- CDC-ACM virtual serial port and JTAG adapter functionality
- USB 2.0 full speed compliant, capable of up to 12 Mbit/s transfer speed (Note that this controller does not support the faster 480 Mbit/s high-speed transfer mode)
- programming in-package flash
- CPU debugging with compact JTAG instructions
- a full-speed USB PHY integrated in the chip

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *USB Serial/JTAG Controller (USB_SERIAL_JTAG)*.

Pin Assignment

For details, see Section [2.3 Peripheral Pin Assignment](#).

4.2.1.6 Two-wire Automotive Interface

ESP8685 has a TWAI[®] controller with the following features:

- compatible with ISO 11898-1 protocol (CAN Specification 2.0)
- standard frame format (11-bit ID) and extended frame format (29-bit ID)
- bit rates from 1 Kbit/s to 1 Mbit/s
- multiple modes of operation: Normal, Listen Only, and Self-Test (no acknowledgment required)
- 64-byte receive FIFO
- acceptance filter (single and dual filter modes)
- error detection and handling: error counters, configurable error interrupt threshold, error code capture, arbitration lost capture

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *Two-wire Automotive Interface*.

Pin Assignment

For details, see Section [2.3 Peripheral Pin Assignment](#).

4.2.1.7 LED PWM Controller

The LED PWM controller can generate independent digital waveform on six channels. The LED PWM controller:

- Can generate digital waveform with configurable periods and duty cycle. The resolution of duty cycle can be up to 14 bits.
- Has multiple clock sources, including APB clock and external main crystal clock.
- Can operate when the CPU is in Light-sleep mode.
- Supports gradual increase or decrease of duty cycle, which is useful for the LED RGB color-gradient generator.

For details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *LED PWM Controller*.

Pin Assignment

For details, see Section [2.3 Peripheral Pin Assignment](#).

4.2.1.8 Remote Control Peripheral

The Remote Control Peripheral (RMT) supports two channels of infrared remote transmission and two channels of infrared remote reception. By controlling pulse waveform through software, it supports various infrared and other single wire protocols. All four channels share a 192 × 32-bit memory block to store transmit or receive waveform.

For more details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *Remote Control Peripheral (RMT)*.

Pin Assignment

For details, see Section [2.3 Peripheral Pin Assignment](#).

4.2.2 Analog Signal Processing

This subsection describes components on the chip that sense and process real-world data.

4.2.2.1 SAR ADC

ESP8685 integrates two 12-bit SAR ADCs.

- ADC1 supports measurements on 5 channels, and is factory-calibrated.
- ADC2 supports measurements on 1 channel, and is not factory-calibrated.

Note:

ADC2 of some chip revisions is not operable. For details, please refer to [ESP32-C3 Series SoC Errata](#).

For ADC characteristics, please refer to Section [5.4 ADC Characteristics](#).

For more details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *On-Chip Sensors and Analog Signal Processing*.

Pin Assignment

For details, see Section [2.3 Peripheral Pin Assignment](#).

4.2.2.2 Temperature Sensor

The temperature sensor generates a voltage that varies with temperature. The voltage is internally converted via an ADC into a digital value.

The temperature sensor has a range of $-40\text{ }^{\circ}\text{C}$ to $125\text{ }^{\circ}\text{C}$. It is designed primarily to sense the temperature changes inside the chip. The temperature value depends on factors like microcontroller clock frequency or I/O load. Generally, the chip's internal temperature is higher than the operating ambient temperature.

For more details, see [ESP32-C3 Technical Reference Manual](#) > Chapter *On-Chip Sensors and Analog Signal Processing*.

4.3 Wireless Communication

This section describes the chip's wireless communication capabilities, spanning radio technology, Wi-Fi, Bluetooth, and 802.15.4.

4.3.1 Radio

This subsection describes the fundamental radio technology embedded in the chip that facilitates wireless communication and data exchange. ESP8685 radio consists of the following blocks:

- 2.4 GHz receiver
- 2.4 GHz transmitter
- bias and regulators
- balun and transmit-receive switch
- clock generator

4.3.1.1 2.4 GHz Receiver

The 2.4 GHz receiver demodulates the 2.4 GHz RF signal to quadrature baseband signals and converts them to the digital domain with two high-resolution, high-speed ADCs. To adapt to varying signal channel conditions, ESP8685 integrates RF filters, Automatic Gain Control (AGC), DC offset cancelation circuits, and baseband filters.

4.3.1.2 2.4 GHz Transmitter

The 2.4 GHz transmitter modulates the quadrature baseband signals to the 2.4 GHz RF signal, and drives the antenna with a high-powered CMOS power amplifier. The use of digital calibration further improves the linearity of the power amplifier.

Additional calibrations are integrated to cancel any radio imperfections, such as:

- carrier leakage
- I/Q amplitude/phase matching
- baseband nonlinearities
- RF nonlinearities
- antenna matching

These built-in calibration routines reduce the cost, time, and specialized equipment required for product testing.

4.3.1.3 Clock Generator

The clock generator produces quadrature clock signals of 2.4 GHz for both the receiver and the transmitter. All components of the clock generator are integrated into the chip, including inductors, varactors, filters, regulators and dividers.

The clock generator has built-in calibration and self-test circuits. Quadrature clock phases and phase noise are optimized on chip with patented calibration algorithms which ensure the best performance of the receiver and the transmitter.

4.3.2 Wi-Fi

This subsection describes the chip's Wi-Fi capabilities, which facilitate wireless communication at a high data rate.

4.3.2.1 Wi-Fi Radio and Baseband

ESP8685 Wi-Fi radio and baseband support the following features:

- 802.11b/g/n
- 802.11n MCS0-7 that supports 20 MHz and 40 MHz bandwidth
- 802.11n MCS32
- 802.11n 0.4 μ s guard interval
- data rate up to 150 Mbps
- RX STBC (single spatial stream)
- adjustable transmitting power
- antenna diversity

ESP8685 supports antenna diversity with an external RF switch. This switch is controlled by one or more GPIOs, and used to select the best antenna to minimize the effects of channel imperfections.

4.3.2.2 Wi-Fi MAC

ESP8685 implements the full 802.11 b/g/n Wi-Fi MAC protocol. It supports the Basic Service Set (BSS) STA and SoftAP operations under the Distributed Control Function (DCF). Power management is handled automatically with minimal host interaction to minimize the active duty period.

ESP8685 Wi-Fi MAC applies the following low-level protocol functions automatically:

- 4 \times virtual Wi-Fi interfaces
- infrastructure BSS in Station mode, SoftAP mode, Station + SoftAP mode, and promiscuous mode
- RTS protection, CTS protection, Immediate Block ACK
- fragmentation and defragmentation
- TX/RX A-MPDU, TX/RX A-MSDU
- transmit opportunity (TXOP)
- Wi-Fi multimedia (WMM)
- GCMP, CCMP, TKIP, WAPI, WEP, BIP, WPA2-PSK/WPA2-Enterprise, and WPA3-PSK/WPA3-Enterprise
- automatic beacon monitoring (hardware TSF)
- 802.11mc FTM

4.3.2.3 Networking Features

Espressif provides libraries for TCP/IP networking, ESP-WIFI-MESH networking, and other networking protocols over Wi-Fi. TLS 1.0, 1.1 and 1.2 is also supported.

4.3.3 Bluetooth LE

This subsection describes the chip's Bluetooth capabilities, which facilitate wireless communication for low-power, short-range applications. ESP8685 includes a Bluetooth Low Energy subsystem that integrates a hardware link layer controller, an RF/modem block and a feature-rich software protocol stack. It supports the core features of Bluetooth 5 and Bluetooth mesh.

4.3.3.1 Bluetooth LE PHY

Bluetooth Low Energy radio and PHY in ESP8685 support:

- 1 Mbps PHY
- 2 Mbps PHY for higher data rates
- coded PHY for longer range (125 Kbps and 500 Kbps)
- HW Listen before talk (LBT)

4.3.3.2 Bluetooth LE Link Controller

Bluetooth Low Energy Link Layer Controller in ESP8685 supports:

- LE advertising extensions, to enhance broadcasting capacity and broadcast more intelligent data
- multiple advertisement sets
- simultaneous advertising and scanning
- multiple connections in simultaneous central and peripheral roles
- adaptive frequency hopping and channel assessment
- LE channel selection algorithm #2
- connection parameter update
- high duty cycle non-connectable advertising
- LE privacy 1.2
- LE data packet length extension
- link layer extended scanner filter policies
- low duty cycle directed advertising
- link layer encryption
- LE Ping

5 Electrical Characteristics

5.1 Absolute Maximum Ratings

Stresses above those listed in Table 5-1 *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and normal operation of the device at these or any other conditions beyond those indicated in Section 5.2 *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Table 5-1. Absolute Maximum Ratings

Parameter	Description	Min	Max	Unit
Input power pins ¹	Allowed input voltage	-0.3	3.6	V
I_{output} ²	Cumulative IO output current	—	1000	mA
T_{STORE}	Storage temperature	-40	150	°C

¹ For more information on input power pins, see Section 2.4 *Power Supply*.

² The product proved to be fully functional after all its IO pins were pulled high while being connected to ground for 24 consecutive hours at ambient temperature of 25 °C.

5.2 Recommended Operating Conditions

Table 5-2. Recommended Operating Conditions

Parameter ¹	Description	Min	Typ	Max	Unit
VDDA, VDD3P3, VDD3P3_RTC	Recommended input voltage	3.0	3.3	3.6	V
VDD3P3_CPU ²	Recommended input voltage	3.0	3.3	3.6	V
T_A	Operating ambient temperature	-40	—	105	°C
I_{VDD}	Cumulative input current	0.5	—	—	A

¹ See in conjunction with Section 2.4 *Power Supply*.

² If writing to eFuses, the voltage on VDD3P3_CPU should not exceed 3.3 V as the circuits responsible for burning eFuses are sensitive to higher voltages.

5.3 DC Characteristics (3.3 V, 25 °C)

Table 5-3. DC Characteristics (3.3 V, 25 °C)

Parameter	Description	Min	Typ	Max	Unit
C_{IN}	Pin capacitance	—	2	—	pF
V_{IH}	High-level input voltage	$0.75 \times VDD$ ¹	—	VDD ¹ + 0.3	V
V_{IL}	Low-level input voltage	-0.3	—	$0.25 \times VDD$ ¹	V
I_{IH}	High-level input current	—	—	50	nA
I_{IL}	Low-level input current	—	—	50	nA

V_{OH}^2	High-level output voltage	$0.8 \times VDD^1$	—	—	V
V_{OL}^2	Low-level output voltage	—	—	$0.1 \times VDD^1$	V
I_{OH}	High-level source current ($VDD^1 = 3.3$ V, $V_{OH} \geq 2.64$ V, PAD_DRIVER = 3)	—	40	—	mA
I_{OL}	Low-level sink current ($VDD^1 = 3.3$ V, $V_{OL} =$ 0.495 V, PAD_DRIVER = 3)	—	28	—	mA
R_{PU}	Internal weak pull-up resistor	—	45	—	k Ω
R_{PD}	Internal weak pull-down resistor	—	45	—	k Ω
V_{IH_nRST}	Chip reset release voltage (CHIP_EN voltage is within the specified range)	$0.75 \times VDD^1$	—	$VDD^1 + 0.3$	V
V_{IL_nRST}	Chip reset voltage (CHIP_EN voltage is within the specified range)	-0.3	—	$0.25 \times VDD^1$	V

¹ VDD – voltage from a power pin of a respective power domain.

² V_{OH} and V_{OL} are measured using high-impedance load.

5.4 ADC Characteristics

Table 5-4. ADC Characteristics

Symbol	Parameter	Min	Max	Unit
DNL (Differential nonlinearity) ¹	ADC connected to an external 100 nF capacitor; DC signal input; Ambient temperature at 25 °C; Wi-Fi off	-7	7	LSB
INL (Integral nonlinearity)		-12	12	LSB
Sampling rate	—	—	100	kSPS ²

¹ To get better DNL results, you can sample multiple times and apply a filter, or calculate the average value.

² kSPS means kilo samples-per-second.

The calibrated ADC results after hardware calibration and [software calibration](#) are shown in Table 5-5. For higher accuracy, you may implement your own calibration methods.

Table 5-5. ADC Calibration Results

Parameter	Description	Min	Max	Unit
Total error	ATTEN0, effective measurement range of 0 ~ 750	-10	10	mV
	ATTEN1, effective measurement range of 0 ~ 1050	-10	10	mV
	ATTEN2, effective measurement range of 0 ~ 1300	-10	10	mV
	ATTEN3, effective measurement range of 0 ~ 2500	-35	35	mV

5.5 Current Consumption

5.5.1 RF Current Consumption in Active Mode

The current consumption measurements are taken with a 3.3 V supply at 25 °C of ambient temperature at the RF port. All transmitters' measurements are based on a 100% duty cycle.

Table 5-6. Wi-Fi Current Consumption Depending on RF Modes

Work Mode ¹	Description		Peak (mA)
Active (RF working)	TX	802.11b, 1 Mbps, @21 dBm	335
		802.11g, 54 Mbps, @19 dBm	285
		802.11n, HT20, MCS7, @18.5 dBm	276
		802.11n, HT40, MCS7, @18.5 dBm	278
	RX	802.11b/g/n, HT20	84
		802.11n, HT40	87

5.5.2 Current Consumption in Other Modes

Table 5-7. Current Consumption in Modem-sleep Mode

Mode	CPU Frequency (MHz)	Description	Typ	
			All Peripherals Clocks Disabled (mA)	All Peripherals Clocks Enabled (mA) ¹
Modem-sleep ^{2,3}	160	CPU is running	23	28
		CPU is idle	16	21
	80	CPU is running	17	22
		CPU is idle	13	18

¹ In practice, the current consumption might be different depending on which peripherals are enabled.

² In Modem-sleep mode, Wi-Fi is clock gated.

³ In Modem-sleep mode, the consumption might be higher when accessing flash. For a flash rated at 80 Mbit/s, in SPI 2-line mode the consumption is 10 mA.

Table 5-8. Current Consumption in Low-Power Modes

Mode	Description	Typ (μA)
Light-sleep	Wi-Fi are powered down, and all GPIOs are high-impedance	130
Deep-sleep	RTC timer + RTC memory	5
Power off	CHIP_EN is set to low level, the chip is powered off	1

5.6 Memory Specifications

The data below is sourced from the memory vendor datasheet. These values are guaranteed through design and/or characterization but are not fully tested in production. Devices are shipped with the memory erased.

5.7 Reliability

Table 5-9. Reliability Qualifications

Test Item	Test Conditions	Test Standard
HTOL (High Temperature Operating Life)	125 °C, 1000 hours	JESD22-A108
ESD (Electro-Static Discharge Sensitivity)	HBM (Human Body Mode) ¹ ± 2000 V	JS-001
	CDM (Charge Device Mode) ² ± 1000 V	JS-002
Latch up	Current trigger ± 200 mA	JESD78
	Voltage trigger $1.5 \times VDD_{max}$	
Preconditioning	Bake 24 hours @125 °C Moisture soak (level 3: 192 hours @30 °C, 60% RH) IR reflow solder: 260 + 0 °C, 20 seconds, three times	J-STD-020, JESD47, JESD22-A113
TCT (Temperature Cycling Test)	-65 °C / 150 °C, 500 cycles	JESD22-A104
uHAST (Highly Accelerated Stress Test, unbiased)	130 °C, 85% RH, 96 hours	JESD22-A118
HTSL (High Temperature Storage Life)	150 °C, 1000 hours	JESD22-A103
LTSL (Low Temperature Storage Life)	-40 °C, 1000 hours	JESD22-A119

¹ JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

² JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

6 RF Characteristics

This section contains tables with RF characteristics of the Espressif product.

The RF data is measured at the antenna port, where RF cable is connected, including the front-end loss. The front-end circuit is a $0\ \Omega$ resistor.

Devices should operate in the center frequency range allocated by regional regulatory authorities. The target center frequency range and the target transmit power are configurable by software. See [ESP RF Test Tool and Test Guide](#) for instructions.

Unless otherwise stated, the RF tests are conducted with a 3.3 V ($\pm 5\%$) supply at 25 °C ambient temperature.

6.1 Wi-Fi Radio

Table 6-1. Wi-Fi Frequency

Parameter	Min (MHz)	Typ (MHz)	Max (MHz)
Center frequency of operating channel	2412	—	2484

6.1.1 Wi-Fi RF Transmitter (TX) Characteristics

Table 6-2. TX Power with Spectral Mask and EVM Meeting 802.11 Standards

Rate	Min (dBm)	Typ (dBm)	Max (dBm)
802.11b, 1 Mbps	—	21.0	—
802.11b, 11 Mbps	—	21.0	—
802.11g, 6 Mbps	—	21.0	—
802.11g, 54 Mbps	—	19.0	—
802.11n, HT20, MCS0	—	20.0	—
802.11n, HT20, MCS7	—	18.5	—
802.11n, HT40, MCS0	—	20.0	—
802.11n, HT40, MCS7	—	18.5	—

Table 6-3. TX EVM Test

Rate	Min (dB)	Typ (dB)	SL ¹ (dB)
802.11b, 1 Mbps, @21 dBm	—	-24.5	-10
802.11b, 11 Mbps, @21 dBm	—	-24.5	-10
802.11g, 6 Mbps, @21 dBm	—	-21.0	-5
802.11g, 54 Mbps, @19 dBm	—	-27.0	-25
802.11n, HT20, MCS0, @20 dBm	—	-22.5	-5

Cont'd on next page

Table 6-3 – cont'd from previous page

Rate	Min (dB)	Typ (dB)	SL ¹ (dB)
802.11n, HT20, MCS7, @18.5 dBm	—	-28.5	-27
802.11n, HT40, MCS0, @20 dBm	—	-22.5	-5
802.11n, HT40, MCS7, @18.5 dBm	—	-28.5	-27

¹ SL stands for standard limit value.

6.1.2 Wi-Fi RF Receiver (RX) Characteristics

Table 6-4. RX Sensitivity

Rate	Min (dBm)	Typ (dBm)	Max (dBm)
802.11b, 1 Mbps	—	-98.4	—
802.11b, 2 Mbps	—	-96.0	—
802.11b, 5.5 Mbps	—	-93.0	—
802.11b, 11 Mbps	—	-88.6	—
802.11g, 6 Mbps	—	-93.8	—
802.11g, 9 Mbps	—	-92.2	—
802.11g, 12 Mbps	—	-91.0	—
802.11g, 18 Mbps	—	-88.4	—
802.11g, 24 Mbps	—	-85.8	—
802.11g, 36 Mbps	—	-82.0	—
802.11g, 48 Mbps	—	-78.0	—
802.11g, 54 Mbps	—	-76.6	—
802.11n, HT20, MCS0	—	-93.6	—
802.11n, HT20, MCS1	—	-90.8	—
802.11n, HT20, MCS2	—	-88.4	—
802.11n, HT20, MCS3	—	-85.0	—
802.11n, HT20, MCS4	—	-81.8	—
802.11n, HT20, MCS5	—	-77.8	—
802.11n, HT20, MCS6	—	-76.0	—
802.11n, HT20, MCS7	—	-74.8	—
802.11n, HT40, MCS0	—	-90.0	—
802.11n, HT40, MCS1	—	-88.0	—
802.11n, HT40, MCS2	—	-85.2	—
802.11n, HT40, MCS3	—	-82.0	—
802.11n, HT40, MCS4	—	-78.8	—
802.11n, HT40, MCS5	—	-74.6	—
802.11n, HT40, MCS6	—	-73.0	—
802.11n, HT40, MCS7	—	-71.4	—

Table 6-5. Maximum RX Level

Rate	Min (dBm)	Typ (dBm)	Max (dBm)
802.11b, 1 Mbps	—	5	—
802.11b, 11 Mbps	—	5	—
802.11g, 6 Mbps	—	5	—
802.11g, 54 Mbps	—	0	—
802.11n, HT20, MCS0	—	5	—
802.11n, HT20, MCS7	—	0	—
802.11n, HT40, MCS0	—	5	—
802.11n, HT40, MCS7	—	0	—

Table 6-6. RX Adjacent Channel Rejection

Rate	Min (dB)	Typ (dB)	Max (dB)
802.11b, 1 Mbps	—	35	—
802.11b, 11 Mbps	—	35	—
802.11g, 6 Mbps	—	31	—
802.11g, 54 Mbps	—	20	—
802.11n, HT20, MCS0	—	31	—
802.11n, HT20, MCS7	—	16	—
802.11n, HT40, MCS0	—	25	—
802.11n, HT40, MCS7	—	11	—

6.2 Bluetooth 5 (LE) Radio

Table 6-7. Bluetooth LE Frequency

Parameter	Min (MHz)	Typ (MHz)	Max (MHz)
Center frequency of operating channel	2402	—	2480

6.2.1 Bluetooth LE RF Transmitter (TX) Characteristics

Table 6-8. Transmitter Characteristics - Bluetooth LE 1 Mbps

Parameter	Description	Min	Typ	Max	Unit
RF transmit power	RF power control range	-24.00	0	20.00	dBm
	Gain control step	—	3.00	—	dB
Carrier frequency offset and drift	$\text{Max } f_n _{n=0, 1, 2, \dots, k}$	—	17.00	—	kHz
	$\text{Max } f_0 - f_n $	—	1.75	—	kHz
	$\text{Max } f_n - f_{n-5} $	—	1.46	—	kHz
	$ f_1 - f_0 $	—	0.80	—	kHz
Modulation characteristics	$\Delta f_{1\text{avg}}$	—	250.00	—	kHz
	Min $\Delta f_{2\text{max}}$ (for at least 99.9% of all $\Delta f_{2\text{max}}$)	—	190.00	—	kHz
	$\Delta f_{2\text{avg}}/\Delta f_{1\text{avg}}$	—	0.83	—	—
In-band spurious emissions	± 2 MHz offset	—	-37.62	—	dBm
	± 3 MHz offset	—	-41.95	—	dBm
	$> \pm 3$ MHz offset	—	-44.48	—	dBm

Table 6-9. Transmitter Characteristics - Bluetooth LE 2 Mbps

Parameter	Description	Min	Typ	Max	Unit
RF transmit power	RF power control range	-24.00	0	20.00	dBm
	Gain control step	—	3.00	—	dB
Carrier frequency offset and drift	$\text{Max } f_n _{n=0, 1, 2, \dots, k}$	—	20.80	—	kHz
	$\text{Max } f_0 - f_n $	—	1.30	—	kHz
	$\text{Max } f_n - f_{n-5} $	—	1.33	—	kHz
	$ f_1 - f_0 $	—	0.70	—	kHz
Modulation characteristics	$\Delta f_{1\text{avg}}$	—	498.00	—	kHz
	Min $\Delta f_{2\text{max}}$ (for at least 99.9% of all $\Delta f_{2\text{max}}$)	—	430.00	—	kHz
	$\Delta f_{2\text{avg}}/\Delta f_{1\text{avg}}$	—	0.93	—	—
In-band spurious emissions	± 4 MHz offset	—	-43.55	—	dBm
	± 5 MHz offset	—	-45.26	—	dBm
	$> \pm 5$ MHz offset	—	-45.26	—	dBm

Table 6-10. Transmitter Characteristics - Bluetooth LE 125 Kbps

Parameter	Description	Min	Typ	Max	Unit
RF transmit power	RF power control range	-24.00	0	20.00	dBm
	Gain control step	—	3.00	—	dB
Carrier frequency offset and drift	Max $ f_n _{n=0, 1, 2, \dots, k}$	—	17.50	—	kHz
	Max $ f_0 - f_n $	—	0.45	—	kHz
	$ f_n - f_{n-3} $	—	0.70	—	kHz
	$ f_0 - f_3 $	—	0.30	—	kHz
Modulation characteristics	$\Delta f_{1_{avg}}$	—	250.00	—	kHz
	Min $\Delta f_{1_{max}}$ (for at least 99.9% of all $\Delta f_{2_{max}}$)	—	235.00	—	kHz
In-band spurious emissions	± 2 MHz offset	—	-37.90	—	dBm
	± 3 MHz offset	—	-41.00	—	dBm
	$> \pm 3$ MHz offset	—	-42.50	—	dBm

Table 6-11. Transmitter Characteristics - Bluetooth LE 500 Kbps

Parameter	Description	Min	Typ	Max	Unit
RF transmit power	RF power control range	-24.00	0	20.00	dBm
	Gain control step	—	3.00	—	dB
Carrier frequency offset and drift	Max $ f_n _{n=0, 1, 2, \dots, k}$	—	17.00	—	kHz
	Max $ f_0 - f_n $	—	0.88	—	kHz
	$ f_n - f_{n-3} $	—	1.00	—	kHz
	$ f_0 - f_3 $	—	0.20	—	kHz
Modulation characteristics	$\Delta f_{2_{avg}}$	—	208.00	—	kHz
	Min $\Delta f_{2_{max}}$ (for at least 99.9% of all $\Delta f_{2_{max}}$)	—	190.00	—	kHz
In-band spurious emissions	± 2 MHz offset	—	-37.90	—	dBm
	± 3 MHz offset	—	-41.30	—	dBm
	$> \pm 3$ MHz offset	—	-42.80	—	dBm

6.2.2 Bluetooth LE RF Receiver (RX) Characteristics

Table 6-12. Receiver Characteristics - Bluetooth LE 1 Mbps

Parameter	Description	Min	Typ	Max	Unit
Sensitivity @30.8% PER	—	—	-97	—	dBm
Maximum received signal @30.8% PER	—	—	5	—	dBm
Co-channel C/I	—	—	8	—	dB
Adjacent channel selectivity C/I	F = FO + 1 MHz	—	-3	—	dB
	F = FO - 1 MHz	—	-4	—	dB
	F = FO + 2 MHz	—	-29	—	dB
	F = FO - 2 MHz	—	-31	—	dB

Cont'd on next page

Table 6-12 – cont'd from previous page

Parameter	Description	Min	Typ	Max	Unit
	$F = F_0 + 3 \text{ MHz}$	—	-33	—	dB
	$F = F_0 - 3 \text{ MHz}$	—	-27	—	dB
	$F \geq F_0 + 4 \text{ MHz}$	—	-29	—	dB
	$F \leq F_0 - 4 \text{ MHz}$	—	-38	—	dB
Image frequency	—	—	-29	—	dB
Adjacent channel to image frequency	$F = F_{image} + 1 \text{ MHz}$	—	-41	—	dB
	$F = F_{image} - 1 \text{ MHz}$	—	-33	—	dB
Out-of-band blocking performance	30 MHz ~ 2000 MHz	—	-5	—	dBm
	2003 MHz ~ 2399 MHz	—	-18	—	dBm
	2484 MHz ~ 2997 MHz	—	-15	—	dBm
	3000 MHz ~ 12.75 GHz	—	-5	—	dBm
Intermodulation	—	—	-30	—	dBm

Table 6-13. Receiver Characteristics - Bluetooth LE 2 Mbps

Parameter	Description	Min	Typ	Max	Unit
Sensitivity @30.8% PER	—	—	-93	—	dBm
Maximum received signal @30.8% PER	—	—	3	—	dBm
Co-channel C/I	—	—	10	—	dB
Adjacent channel selectivity C/I	$F = F_0 + 2 \text{ MHz}$	—	-7	—	dB
	$F = F_0 - 2 \text{ MHz}$	—	-7	—	dB
	$F = F_0 + 4 \text{ MHz}$	—	-28	—	dB
	$F = F_0 - 4 \text{ MHz}$	—	-26	—	dB
	$F = F_0 + 6 \text{ MHz}$	—	-26	—	dB
	$F = F_0 - 6 \text{ MHz}$	—	-27	—	dB
	$F \geq F_0 + 8 \text{ MHz}$	—	-29	—	dB
	$F \leq F_0 - 8 \text{ MHz}$	—	-28	—	dB
Image frequency	—	—	-28	—	dB
Adjacent channel to image frequency	$F = F_{image} + 2 \text{ MHz}$	—	-26	—	dB
	$F = F_{image} - 2 \text{ MHz}$	—	-7	—	dB
Out-of-band blocking performance	30 MHz ~ 2000 MHz	—	-5	—	dBm
	2003 MHz ~ 2399 MHz	—	-19	—	dBm
	2484 MHz ~ 2997 MHz	—	-16	—	dBm
	3000 MHz ~ 12.75 GHz	—	-5	—	dBm
Intermodulation	—	—	-29	—	dBm

Table 6-14. Receiver Characteristics - Bluetooth LE 125 Kbps

Parameter	Description	Min	Typ	Max	Unit
Sensitivity @30.8% PER	—	—	-105	—	dBm
Maximum received signal @30.8% PER	—	—	5	—	dBm
Co-channel C/I	—	—	3	—	dB

Cont'd on next page

Table 6-14 – cont'd from previous page

Parameter	Description	Min	Typ	Max	Unit
Adjacent channel selectivity C/I	$F = F_0 + 1 \text{ MHz}$	—	-6	—	dB
	$F = F_0 - 1 \text{ MHz}$	—	-6	—	dB
	$F = F_0 + 2 \text{ MHz}$	—	-33	—	dB
	$F = F_0 - 2 \text{ MHz}$	—	-43	—	dB
	$F = F_0 + 3 \text{ MHz}$	—	-37	—	dB
	$F = F_0 - 3 \text{ MHz}$	—	-47	—	dB
	$F \geq F_0 + 4 \text{ MHz}$	—	-40	—	dB
	$F \leq F_0 - 4 \text{ MHz}$	—	-50	—	dB
Image frequency	—	—	-40	—	dB
Adjacent channel to image frequency	$F = F_{image} + 1 \text{ MHz}$	—	-50	—	dB
	$F = F_{image} - 1 \text{ MHz}$	—	-37	—	dB

Table 6-15. Receiver Characteristics - Bluetooth LE 500 Kbps

Parameter	Description	Min	Typ	Max	Unit
Sensitivity @30.8% PER	—	—	-100	—	dBm
Maximum received signal @30.8% PER	—	—	5	—	dBm
Co-channel C/I	—	—	3	—	dB
Adjacent channel selectivity C/I	$F = F_0 + 1 \text{ MHz}$	—	-2	—	dB
	$F = F_0 - 1 \text{ MHz}$	—	-3	—	dB
	$F = F_0 + 2 \text{ MHz}$	—	-32	—	dB
	$F = F_0 - 2 \text{ MHz}$	—	-33	—	dB
	$F = F_0 + 3 \text{ MHz}$	—	-23	—	dB
	$F = F_0 - 3 \text{ MHz}$	—	-40	—	dB
	$F \geq F_0 + 4 \text{ MHz}$	—	-34	—	dB
	$F \leq F_0 - 4 \text{ MHz}$	—	-44	—	dB
Image frequency	—	—	-34	—	dB
Adjacent channel to image frequency	$F = F_{image} + 1 \text{ MHz}$	—	-46	—	dB
	$F = F_{image} - 1 \text{ MHz}$	—	-23	—	dB

7 Packaging

- For information about tape, reel, and chip marking, please refer to [ESP8685 Chip Packaging Information](#).
- The pins of the chip are numbered in anti-clockwise order starting from Pin 1 in the top view. For pin numbers and pin names, see also Figure 2-1 [ESP8685 Pin Layout \(Top View\)](#).
- The recommended land pattern [source file \(asc\)](#) is available for download. You can import the file with software such as PADS and Altium Designer.
- For reference PCB layout, please refer to [ESP32-C3 Hardware Design Guidelines](#).




Figure 7-1. QFN28 (4x4 mm) Package

ESP32-C3 Chip Series Group Overview

The ESP32-C3 [chip series group](#) is a low-power solution that provides 2.4 GHz Wi-Fi (802.11b/g/n) and Bluetooth 5.0 connectivity, dedicated to smart home applications. This chip series group consists of the following [chip series](#):

- ESP32-C3 series
- ESP8685 series, a cost-down version of ESP32-C3 series

All members within the ESP32-C3 chip series group use a common set of software and reference materials, including the technical reference manual and hardware design guidelines – See [Related Documentation and Resources](#).

	ESP32-C3	ESP8685
Chip revision	v0.4/v1.1	v0.4/v1.1
In-package flash	No/4 MB	4 MB
Flash extensibility	Y	—
GPIO count	16 or 22	15
Package	QFN32 (5×5 mm)	QFN28 (4×4 mm)

Datasheet Versioning

Datasheet Version	Status	Watermark	Definition
v0.1 ~ v0.5 (excluding v0.5)	Draft	Confidential	This datasheet is under development for products in the design stage. Specifications may change without prior notice.
v0.5 ~ v1.0 (excluding v1.0)	Preliminary release	Preliminary	This datasheet is actively updated for products in the verification stage. Specifications may change before mass production, and the changes will be documented in the datasheet's Revision History.
v1.0 and higher	Official release	—	This datasheet is publicly released for products in mass production. Specifications are finalized, and major changes will be communicated via Product Change Notifications (PCN) .
Any version	—	Not Recommended for New Design (NRND) ¹	This datasheet is updated less frequently for products not recommended for new designs.
Any version	—	End of Life (EOL) ²	This datasheet is no longer maintained for products that have reached end of life.

¹ Watermark will be added to the datasheet title page only when all the product variants covered by this datasheet are not recommended for new designs.

² Watermark will be added to the datasheet title page only when all the product variants covered by this datasheet have reached end of life.

Glossary

chip series

A subset of chips within a chip series group with similar core features and specifications [2](#), [59](#)

chip series group

A broad group of related chip products that use the same die. For example, ESP32-C3 chip series group consists of ESP32-C3 chip series and ESP8685 chip series [2](#), [59](#)

in-package flash

Flash integrated directly into the chip's package, and external to the chip die [4](#), [23](#)

strapping pin

A type of GPIO pin used to configure certain operational settings during the chip's power-up, and can be reconfigured as normal GPIO after the chip's reset [18](#)

eFuse parameter

A parameter stored in an electrically programmable fuse (eFuse) memory within a chip. The parameter can be set by programming EFUSE_PGM_DATA n _REG registers, and read by reading a register field named after the parameter [18](#)

SPI boot mode

A boot mode in which users load and execute the existing code from SPI flash [19](#)

joint download boot mode

A boot mode in which users can download code into flash via the UART or other interfaces (see [Table 3-3 Chip Boot Mode Control](#) > Note), and load and execute the downloaded code from the flash or SRAM [19](#)

eFuse

A one-time programmable (OTP) memory which stores system and user parameters, such as MAC address, chip revision number, flash encryption key, etc. Value 0 indicates the default state, and value 1 indicates the eFuse has been programmed [23](#)

Related Documentation and Resources

Related Documentation

- [ESP32-C3 Technical Reference Manual](#) – Detailed information on how to use the ESP32-C3 memory and peripherals.
- [ESP32-C3 Hardware Design Guidelines](#) – Guidelines on how to integrate the ESP32-C3 into your hardware product.
- [ESP32-C3 Series SoC Errata](#) – Descriptions of known errors in ESP32-C3 series of SoCs.
- *Certificates*
<https://espressif.com/en/support/documents/certificates>
- *ESP32-C3 Product/Process Change Notifications (PCN)*
<https://espressif.com/en/support/documents/pcns?keys=ESP32-C3>
- *ESP32-C3 Advisories* – Information on security, bugs, compatibility, component reliability.
<https://espressif.com/en/support/documents/advisories?keys=ESP32-C3>
- *Documentation Updates and Update Notification Subscription*
<https://espressif.com/en/support/download/documents>

Developer Zone

- [ESP-IDF Programming Guide for ESP32-C3](#) – Extensive documentation for the ESP-IDF development framework.
- *ESP-IDF* and other development frameworks on GitHub.
<https://github.com/espressif>
- *ESP32 BBS Forum* – Engineer-to-Engineer (E2E) Community for Espressif products where you can post questions, share knowledge, explore ideas, and help solve problems with fellow engineers.
<https://esp32.com/>
- *ESP-FAQ* – A summary document of frequently asked questions released by Espressif.
<https://espressif.com/projects/esp-faq/en/latest/index.html>
- *The ESP Journal* – Best Practices, Articles, and Notes from Espressif folks.
<https://blog.espressif.com/>
- See the tabs *SDKs and Demos, Apps, Tools, AT Firmware*.
<https://espressif.com/en/support/download/sdks-demos>

Products

- *ESP32-C3 Series SoCs* – Browse through all ESP32-C3 SoCs.
<https://espressif.com/en/products/socs?id=ESP32-C3>
- *ESP32-C3 Series Modules* – Browse through all ESP32-C3-based modules.
<https://espressif.com/en/products/modules?id=ESP32-C3>
- *ESP32-C3 Series DevKits* – Browse through all ESP32-C3-based devkits.
<https://espressif.com/en/products/devkits?id=ESP32-C3>
- *ESP Product Selector* – Find an Espressif hardware product suitable for your needs by comparing or applying filters.
<https://products.espressif.com/#/product-selector?language=en>

Contact Us

- See the tabs *Sales Questions, Technical Enquiries, Circuit Schematic & PCB Design Review, Get Samples* (Online stores), *Become Our Supplier, Comments & Suggestions*.
<https://espressif.com/en/contact-us/sales-questions>

Revision History

Date	Version	Release notes
2025-09-09	v1.5	<ul style="list-style-type: none"> Added Section 2.3 Peripheral Pin Assignment Updated Figure 3-1 Visualization of Timing Parameters for the Strapping Pins Added Section 5.6 Memory Specifications Added Appendix Datasheet Versioning Other minor updates
2025-04-21	v1.4	Updated CPU CoreMark® score in Section Product Overview
2024-11-14	v1.3	<ul style="list-style-type: none"> Added flash erase cycles, retention time, maximum clock frequency in Section 4.1.2.1 Internal Memory Added ESP32-C3 Chip Series Group Overview Added Glossary Improved the formatting, structure, and wording in the following sections: <ul style="list-style-type: none"> Section 3 Boot Configurations (used to be named as "Strapping Pins") Section 4 Functional Description Other minor updates
2024-02-06	v1.2	<ul style="list-style-type: none"> Removed the end-of-life ESP8685H2 variant Corrected the PWM duty resolution to 14 bits in Section 4.2.1.7 LED PWM Controller Updated the maximum value of "RF power control range" to 20 dBm in Section 6.2 Bluetooth 5 (LE) Radio Other updates to wording
2022-12-15	v1.1	<ul style="list-style-type: none"> Deleted feature "Antenna diversity" from Section 4.3.3.1 Bluetooth LE PHY Deleted feature "Supports external power amplifier" Added a note about ADC2 error in Section 4.2.2.1 SAR ADC Updated notes for Table Power-Up Glitches on Pins, and updated the glitch type of GPIO18 to high-level glitch Added Table ADC Calibration Results Updated Section 5.5.2 Current Consumption in Other Modes Updated RF transmit power in Section 6.2 Bluetooth 5 (LE) Radio Updated Chapter Related Documentation and Resources

Cont'd on next page

Cont'd from previous page

Date	Version	Release notes
2022-04-08	v1.0	<ul style="list-style-type: none">• Added a new variant ESP8685H4;• Updated Figure ESP8685 Functional Block Diagram to show power modes• Added CoreMark score in Features• Updated Figure ESP8685 Power Scheme and related descriptions• Updated Table Peripheral Pin Configurations• Added note 2 to Table Recommended Operating Conditions• Other updates to wording
2021-07-30	v0.5	Preliminary release



Disclaimer and Copyright Notice

Information in this document, including URL references, is subject to change without notice.

ALL THIRD PARTY'S INFORMATION IN THIS DOCUMENT IS PROVIDED AS IS WITH NO WARRANTIES TO ITS AUTHENTICITY AND ACCURACY.

NO WARRANTY IS PROVIDED TO THIS DOCUMENT FOR ITS MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, NOR DOES ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein.

The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG.

All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged.

Copyright © 2025 Espressif Systems (Shanghai) Co., Ltd. All rights reserved.

www.espressif.com