TEXAS INSTRUMENTS

CSD18543Q3A

SLPS633 – DECEMBER 2016

CSD18543Q3A 60-V N-Channel NexFET™ Power MOSFET

1 Features

- Ultra-Low Q_g and Q_{gd}
- Low $R_{DS(on)}$
- Low-Thermal Resistance
- Avalanche Rated
- Lead Free
- RoHS Compliant
- Halogen Free
- SON 3.3-mm × 3.3-mm Plastic Package

2 Applications

- Solid State Relay Switch
- DC-DC Conversion
- Secondary Side Synchronous Rectifier
- Isolated Converter Primary Side Switch
- Motor Control

3 Description

This 60-V, 8.1-mΩ, SON 3.3-mm × 3.3-mm NexFET™ power MOSFET is designed to minimize losses in power conversion applications.

Top View

P0093-01

Product Summary

T_A = 25°C		TYPICAL VALUE		UNIT
V_{DS}	Drain-to-Source Voltage	60		V
Q_g	Gate Charge Total (10 V)	11.1		nC
Q_{gd}	Gate Charge Gate-to-Drain	1.7		nC
$R_{DS(on)}$	Drain-to-Source On Resistance	V_{GS} = 4.5 V	12.0	mΩ
		V_{GS} = 10 V	8.1	
$V_{GS(th)}$	Threshold Voltage	2.0		V

Device Information[(1)]

DEVICE	MEDIA	QTY	PACKAGE	SHIP
CSD18543Q3A	13-Inch Reel	2500	SON 3.30-mm × 3.30-mm Plastic Package	Tape and Reel
CSD18543Q3AT	7-Inch Reel	250		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

T_A = 25°C		VALUE	UNIT
V_{DS}	Drain-to-Source Voltage	60	V
V_{GS}	Gate-to-Source Voltage	±20	V
I_D	Continuous Drain Current (Package Limited)	35	A
	Continuous Drain Current (Silicon Limited), T_C = 25°C	60	
	Continuous Drain Current[(1)]	12	
I_{DM}	Pulsed Drain Current[(2)]	156	A
P_D	Power Dissipation[(1)]	2.8	W
	Power Dissipation, T_C = 25°C	66	
T_J, T_{stg}	Operating Junction, Storage Temperature	–55 to 150	°C
E_{AS}	Avalanche Energy, Single Pulse I_D = 33 A, L = 0.1 mH, R_G = 25 Ω	55	mJ

(1) Typical $R_{\theta JA}$ = 45°C/W on a 1-in², 2-oz Cu pad on a 0.06-in thick FR4 PCB.

(2) Max $R_{\theta JC}$ = 1.9°C/W, pulse duration ≤ 100 μs, duty cycle ≤ 1%.

$R_{DS(on)}$ vs V_{GS}

D007

Gate Charge

D004

Table of Contents

4 Revision History

DATE	REVISION	NOTES
December 2016	*	Initial release.

Product Folder Links: *CSD18543Q3A*

5 Specifications

5.1 Electrical Characteristics

$T_A = 25°C$ (unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC CHARACTERISTICS						
BV_{DSS}	Drain-to-source voltage	$V_{GS} = 0$ V, $I_D = 250$ μA	60			V
I_{DSS}	Drain-to-source leakage current	$V_{GS} = 0$ V, $V_{DS} = 48$ V			1	μA
I_{GSS}	Gate-to-source leakage current	$V_{DS} = 0$ V, $V_{GS} = 20$ V			100	nA
$V_{GS(th)}$	Gate-to-source threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250$ μA	1.5	2.0	2.7	V
$R_{DS(on)}$	Drain-to-source on resistance	$V_{GS} = 4.5$ V, $I_D = 12$ A		12.0	15.6	mΩ
		$V_{GS} = 10$ V, $I_D = 12$ A		8.1	9.9	mΩ
g_{fs}	Transconductance	$V_{DS} = 6$ V, $I_D = 12$ A		40		S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input capacitance	$V_{GS} = 0$ V, $V_{DS} = 30$ V, $f = 1$ MHz		885	1150	pF
C_{oss}	Output capacitance			168	218	pF
C_{rss}	Reverse transfer capacitance			4.8	6.2	pF
R_G	Series gate resistance			0.5	1.0	Ω
Q_g	Gate charge total (4.5 V)			5.6	7.3	nC
Q_g	Gate charge total (10 V)	$V_{DS} = 30$ V, $I_D = 12$ A		11.1	14.5	
Q_{gd}	Gate charge gate-to-drain			1.7		nC
Q_{gs}	Gate charge gate-to-source			3.1		nC
$Q_{g(th)}$	Gate charge at V_{th}			2.0		nC
Q_{oss}	Output charge	$V_{DS} = 30$ V, $V_{GS} = 0$ V		24		nC
$t_{d(on)}$	Turnon delay time			9		ns
t_r	Rise time	$V_{DS} = 30$ V, $V_{GS} = 10$ V, $I_{DS} = 12$ A, $R_G = 0$ Ω		18		ns
$t_{d(off)}$	Turnoff delay time			8		ns
t_f	Fall time			4		ns
DIODE CHARACTERISTICS						
V_{SD}	Diode forward voltage	$I_{SD} = 12$ A, $V_{GS} = 0$ V		0.8	1.0	V
Q_{rr}	Reverse recovery charge	$V_{DS} = 30$ V, $I_F = 12$ A, di/dt = 300 A/μs		37		nC
t_{rr}	Reverse recovery time			27		ns

5.2 Thermal Information

$T_A = 25°C$ (unless otherwise stated)

THERMAL METRIC		MIN	TYP	MAX	UNIT
$R_{θJC}$	Junction-to-case thermal resistance[1]			1.9	°C/W
$R_{θJA}$	Junction-to-ambient thermal resistance[1][2]			55	

(1) $R_{θJC}$ is determined with the device mounted on a 1-in^2 (6.45-cm^2), 2-oz (0.071-mm) thick Cu pad on a 1.5-in × 1.5-in (3.81-cm × 3.81-cm), 0.06-in (1.52-mm) thick FR4 PCB. $R_{θJC}$ is specified by design, whereas $R_{θJA}$ is determined by the user's board design.

(2) Device mounted on FR4 material with 1-in^2 (6.45-cm^2), 2-oz (0.071-mm) thick Cu.

Max $R_{\theta JA}$ = 55°C/W when mounted on 1 in^2 (6.45 cm^2) of 2-oz (0.071-mm) thick Cu.

Max $R_{\theta JA}$ = 160°C/W when mounted on a minimum pad area of 2-oz (0.071-mm) thick Cu.

5.3 Typical MOSFET Characteristics

T_A = 25°C (unless otherwise stated)

Figure 1. Transient Thermal Impedance

Copyright © 2016, Texas Instruments Incorporated

Product Folder Links: *CSD18543Q3A*

Typical MOSFET Characteristics (continued)

T_A = 25°C (unless otherwise stated)

Figure 2. Saturation Characteristics

V_{DS} = 5 V

**Figure 3. Transfer Characteristics**

I_D = 12 A V_{DS} = 30 V

Figure 4. Gate Charge

Figure 5. Capacitance

I_D = 250 µA

Figure 6. Threshold Voltage vs Temperature

Figure 7. On-State Resistance vs Gate-to-Source Voltage

Product Folder Links: *CSD18543Q3A*

Typical MOSFET Characteristics (continued)

T_A = 25°C (unless otherwise stated)

I_D = 12 A

**Figure 8. Normalized On-State Resistance vs Temperature**

Figure 9. Typical Diode Forward Voltage

Single pulse, max $R_{\theta JC}$ = 1.9°C/W

Figure 10. Maximum Safe Operating Area (SOA)

Figure 11. Single Pulse Unclamped Inductive Switching

Max $R_{\theta JC}$ = 1.9°C/W

Figure 12. Maximum Drain Current vs Temperature

Product Folder Links: *CSD18543Q3A*

6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.5 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 Q3A Package Dimensions

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
4. Metalized features are supplier options and may not be on the package.
5. All dimensions do not include mold flash or protrusions.

7.2 Q3A Recommended PCB Pattern

1. This package is designed to be soldered to a thermal pad on the board. For more information, see *QFN/SON PCB Attachment* (SLUA271).
2. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

For recommended circuit layout for PCB designs, see *Reducing Ringing Through PCB Layout Techniques* (SLPA005).

7.3 Q3A Recommended Stencil Pattern

1. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

7.4 Q3A Tape and Reel Information

M0144-01

Notes: 1. 10-sprocket hole-pitch cumulative tolerance ±0.2.

2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm.

3. Material: black static-dissipative polystyrene.

4. All dimensions are in mm, unless otherwise specified.

5. Thickness: 0.30 ±0.05 mm.

6. MSL1 260°C (IR and convection) PbF-reflow compatible.

Product Folder Links: *CSD18543Q3A*

PACKAGE OPTION ADDENDUM

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CSD18543Q3A	Active	Production	VSONP (DNH) | 8	2500 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-55 to 150	18543
CSD18543Q3A.B	Active	Production	VSONP (DNH) | 8	2500 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-55 to 150	18543
CSD18543Q3AT	Active	Production	VSONP (DNH) | 8	250 | SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-55 to 150	18543
CSD18543Q3AT.B	Active	Production	VSONP (DNH) | 8	250 | SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-55 to 150	18543

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE AND DISCLAIMER