

Low Skew, Low Additive Jitter 8 Output HCSL/LVDS/ LVPECL Fanout Buffer with Per Enable Control

Features

- 3 to 1 Input Multiplexer: Two Inputs Accept Any Differential (LVPECL, HCSL, LVDS, SSTL, CML, LVCMOS) or a Single-Ended Signal and the Third Input Accepts a Crystal or a Single-Ended Signal
- Eight Differential HCSL/LVDS/LVPECL Outputs
- Ultra-Low Additive Jitter: 24 fs (Integration Band: 12 kHz to 20 MHz at 625 MHz Clock Frequency)
- Supports Clock Frequencies from 0 to 1.5 GHz
- Supports 2.5V or 3.3V Power Supplies on HCSL/LVDS/LVPECL Outputs
- Embedded Low Drop Out (LDO) Voltage Regulator Provides Superior Power Supply Noise Rejection
- Maximum Output to Output Skew of 50 ps
- Device Controlled Via I²C or Hardware Control Pins
- Factory Configurable Default Settings via OTP
- Transparent for Spread Spectrum Clock

Applications

- PCIe Gen1/2/3/4/5/6/7 Clock Distribution
- Wired Communications: OTN, SONET/SDH, GE, 10 GE, FC and 10G FC
- General Purpose Clock Distribution
- Low-Jitter Clock Trees
- Logic Translation
- Clock and Data Signal Restoration
- Wireless Communications
- High Performance Microprocessor Clock Distribution
- Test Equipment




FIGURE 0-1: Functional Block Diagram.

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

TABLE OF CONTENTS

1.0 “Pin Description And Configuration”	6
2.0 “Functional Description”	11
2.1 “Clock Inputs”	11
2.2 “Clock Outputs”	14
2.3 “Crystal Oscillator Input”	14
2.4 “Termination of Unused Inputs and Outputs”	15
2.5 “Power Consumption”	15
2.6 “Power Supply Filtering”	16
2.7 “Power Supplies and Power-up Sequence”	16
2.8 “Host Interface”	16
2.8.1 “Hardware Control Mode”	17
2.8.2 “I2C Bus Control Mode”	18
2.9 “I2C Bus Byte Read/Write”	19
2.10 “I2C Bus Burst Read/Write”	19
2.11 “Typical Phase Noise Characteristics”	21
3.0 “Register Map”	25
4.0 “Electrical Characteristics”	31
5.0 “Package Outline”	49
5.1 “Package Marking Information”	49
Appendix A: “Data Sheet Revision History”	54
“Product Identification System”	55

List of Figures

FIGURE 0-1: “Functional Block Diagram.”	1
FIGURE 1-1: “48-Lead 7 mm x 7 mm QFN.”	6
FIGURE 2-1: “Input Driven by a Single-Ended Output for vcm_sel = 0 and 1.”	11
FIGURE 2-2: “Input Driven by DC-Coupled LVPECL Output for vcm_sel = 0.”	12
FIGURE 2-3: “Input Driven by DC-Coupled LVPECL Output for vcm_sel = 0 (Alternative Termination).”	12
FIGURE 2-4: “Input Driven by AC-Coupled LVPECL Output for vcm_sel = 0 and 1.”	12
FIGURE 2-5: “Input Driven by HCSL Output for vcm_sel = 1.”	13
FIGURE 2-6: “Input Driven by LVDS Output for vcm_sel = 0.”	13
FIGURE 2-7: “Input Driven by AC-Coupled LVDS for vcm_sel = 0 and 1.”	13
FIGURE 2-8: “Input Driven by an SSTL Output for vcm_sel = 1.”	14
FIGURE 2-9: “Driving A Load Via Transformer.”	14
FIGURE 2-10: “Crystal Oscillator Circuit in Hardware Controlled Mode.”	15
FIGURE 2-11: “Power Supply Filtering.”	16
FIGURE 2-12: “Output Disable.”	17
FIGURE 2-13: “Output Enable.”	18
FIGURE 2-14: “I2C Bus Client Interface.”	18
FIGURE 2-15: “I2C Bus Byte Read.”	19
FIGURE 2-16: “I2C Bus Byte Write.”	19
FIGURE 2-17: “I2C Bus Burst Read.”	20
FIGURE 2-18: “I2C Bus Burst Write.”	20
FIGURE 2-19: “100 MHz HCSL Output Phase Noise.”	21
FIGURE 2-20: “156.25 MHz LVDS Output Phase Noise.”	21
FIGURE 2-21: “625 MHz LVPECL Output Phase Noise.”	22
FIGURE 2-22: “Phase Noise with 156.25 MHz Crystal.”	22
FIGURE 2-23: “491.52 MHz HCSL Phase Noise.”	23
FIGURE 4-1: “Single-Ended Measurement Points for Absolute Cross Point and Swing.”	41
FIGURE 4-2: “Single-Ended Measurement Points for Delta Cross Point.”	41
FIGURE 4-3: “Single-Ended Measurement Points for Rise and Fall Time Matching.”	42
FIGURE 4-4: “Differential Measurement Points for Rise and Fall Time.”	42
FIGURE 4-5: “Differential Measurement Points for Ringback.”	42
FIGURE 4-6: “PCIe Test Circuit.”	43
FIGURE 4-7: “I2C Bus Timing.”	48

List of Tables

TABLE 1-1: "Pin Description"	7
TABLE 2-1: "Input Clock Selection"	17
TABLE 2-2: "Output Type Selection"	17
TABLE 2-3: "I2C Bus Address Table"	18
TABLE 3-1: "Register Map"	25
TABLE 3-2: "0x00 XTALBG-XTAL Buffer Gain"	25
TABLE 3-3: "0x01 XTALDL - XTAL Drive Level"	26
TABLE 3-4: "0x02 XTALLC - XTAL Load Capacitance"	26
TABLE 3-5: "0x03 XTALNR - XTAL Normal Run"	27
TABLE 3-6: "0x04 OUTLOWALL - Output Low All"	27
TABLE 3-7: "0x05 INSEL - Input Select Register"	27
TABLE 3-8: "0x07 DRVTYPE0 - (Output Type Select 0 to 3)"	27
TABLE 3-9: "0x08 DRVTYPE1 - Output Type Select (Outputs 4 to 7)"	28
TABLE 3-10: "0x09 DRVTYPE2 - Output Type Select (Outputs 8 to 11)"	28
TABLE 3-11: "0x0A OUTLOW0 - Output Drive Low (Outputs 0 to 7)"	28
TABLE 3-12: "0x0B OUTLOW1 - Output Drive Low (Outputs 8 TO 11)"	29
TABLE 3-13: "0x0C COMMODESEL - Common Mode Select"	29
TABLE 3-14: "0x0E DEVADDR - I2C Bus Client Device Address"	30
TABLE 3-15: "0x11 DEVID - Device Modification"	30
TABLE 4-1: "Absolute Maximum Ratings"	31
TABLE 4-2: "Operating Ratings"	31
TABLE 4-3: "Current Consumption"	31
TABLE 4-4: "Input Characteristics"	32
TABLE 4-5: "Crystal Oscillator Characteristics"	33
TABLE 4-6: "Power Supply Rejection Ratio for VDD = VDDO = 3.3V"	33
TABLE 4-7: "Power Supply Rejection Ratio for VDD = VDDO = 2.5V"	34
TABLE 4-8: "LVPECL Output Characteristics for VDDO = 3.3V"	34
TABLE 4-9: "LVPECL Output Characteristics for VDDO = 2.5V"	35
TABLE 4-10: "LVDS Output Characteristics for VDDO = 3.3V"	36
TABLE 4-11: "LVDS Output Characteristics for VDDO = 2.5V"	37
TABLE 4-12: "HCSL Outputs (PCIe Electrical Characteristics) for VDDO = 3.3V and 2.5V"	38
TABLE 4-13: "HCSL (PCIe) Jitter Performance for VDDO = 3.3V"	39
TABLE 4-14: "HCSL (PCIe) Jitter Performance for VDDO = 2.5V"	40
TABLE 4-15: "LVPECL Output Phase Noise with 25 MHz XTAL"	43
TABLE 4-16: "LVDS Output Phase Noise with 25 MHz XTAL"	44
TABLE 4-17: "HCSL Output Phase Noise with 25 MHz XTAL"	44
TABLE 4-18: "LVDS Output Phase Noise with 125 MHz XTAL"	45
TABLE 4-19: "HCSL Output Phase Noise with 125 MHz XTAL"	45
TABLE 4-20: "LVPECL Output Phase Noise with 156.25 MHz XTAL"	46
TABLE 4-21: "LVDS Output Phase Noise with 156.25 MHz XTAL"	46
TABLE 4-22: "HCSL Output Phase Noise with 156.25 MHz XTAL"	47
TABLE 4-23: "I2C Bus Electrical Characteristics"	47

ZL40268

1.0 PIN DESCRIPTION AND CONFIGURATION




FIGURE 1-1: 48-Lead 7 mm x 7 mm QFN.

TABLE 1-1: PIN DESCRIPTION

Pin Number	Pin Name	Type (Note 1)	Description															
Input Reference																		
16	IN0_p	I _{APD}	Differential/Single Ended References 0 and 1 Input frequency range 0 Hz to 1.5 GHz.															
17	IN0_n	I _{APU/APD}																
21	IN1_p	I _{APD}																
20	IN1_n	I _{APU/APD}	Non-inverting inputs (_p) are pulled down with internal 30 kΩ pull-down resistors. Inverting inputs (_n) are pulled up and pulled down with 60 kΩ internal resistors (30 kΩ equivalent) to keep inverting input voltages at V _{DD} /2 when inverting inputs are left floating (device fed with a single-ended reference).															
Output Clocks																		
1	OUT0_p	O	Ultra-Low Additive Jitter Differential LVPECL/HCSL/LVDS Outputs 0 to 7 Output frequency range 0 to 1.5 GHz In I ² C bus controlled mode (SEL pin pulled high on the power up) type (LVPECL/HCSL/LVDS/High-Z) of each output is programmable via I ² C Bus In Hardware control mode (SEL pin pulled low on the power up) type (LVPECL/HCSL/LVDS/High-Z) of each output is controlled via OUT_TYPE_SEL0/1 pins.															
2	OUT0_n																	
4	OUT1_p																	
5	OUT1_n																	
8	OUT2_p																	
9	OUT2_n																	
11	OUT3_p																	
12	OUT3_n																	
25	OUT4_p																	
26	OUT4_n																	
28	OUT5_p																	
29	OUT5_n																	
32	OUT6_p																	
33	OUT6_n																	
35	OUT7_p																	
36	OUT7_n																	
45	IN_SEL0 /I ² C_SA_0	I _{PD}	<p>Input Select 0 or I²C Address When SEL pin is low this pin is Input Select 0 hardware control input. When SEL pin is high this pin together with pin 44 provides address for I²C Bus. This pin is pulled down with 300 kΩ resistor.</p> <table border="1"> <thead> <tr> <th>IN_SEL1</th> <th>IN_SEL0</th> <th>OUTN</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Input 0 (IN0)</td> </tr> <tr> <td>0</td> <td>1</td> <td>Input 1(IN1)</td> </tr> <tr> <td>1</td> <td>0</td> <td>Crystal Oscillator or overdrive</td> </tr> <tr> <td>1</td> <td>1</td> <td>Crystal Bypass</td> </tr> </tbody> </table>	IN_SEL1	IN_SEL0	OUTN	0	0	Input 0 (IN0)	0	1	Input 1(IN1)	1	0	Crystal Oscillator or overdrive	1	1	Crystal Bypass
IN_SEL1	IN_SEL0	OUTN																
0	0	Input 0 (IN0)																
0	1	Input 1(IN1)																
1	0	Crystal Oscillator or overdrive																
1	1	Crystal Bypass																
44	IN_SEL1 /I ² C_SA_1	I _{PD}	<p>Input Select 1 or Serial Interface Input When SEL pin is low this pin is Input Select 1 hardware control pin. When SEL pin is high this pin together with pin 45 provides address for I²C Bus. This pin is pull-down with 300 kΩ resistor.</p>															

TABLE 1-1: PIN DESCRIPTION (CONTINUED)

Pin Number	Pin Name	Type (Note 1)	Description		
43	OUT_TYPE_-SEL0 //I ² C_SCL	I/O	Output Signal Type or I²C Bus Clock When SEL pin is low this pin and pin 42 selects output type.		
			OUT_TYPE_SEL1	OUT_TYPE_SELO	Output [7:0]
			0	0	HCSL
			0	1	LVDS
			1	0	LVPECL
			1	1	High-Z (Disabled)
			When SEL pin is high this pin is I ² C Bus Clock.		
42	OUT_TYPE_-SEL1 //I ² C_SDA	I/O	Output Signal Type or I²C Bus I/O Data When SEL pin is low this pin and pin 43 selects output type. When SEL pin is high this pin is an I/O pin (Input/Open-Drain) for I ² C Bus.		
48	OE0_b	I _{PD}	Output Enable Control When OEn_b is low the output n where n = {0,...,7} is active. When OEn_b is high the output is disabled (High-Z) OEn_b pins are pulled-down with 300 kΩ resistor.		
47	OE1_b				
14	OE2_b				
13	OE3_b				
23	OE4_b				
22	OE5_b				
38	OE6_b				
37	OE7_b				
Crystal Oscillator					
18	XIN	I	Crystal Oscillator Input or crystal bypass mode or crystal overdrive mode If crystal circuit is not used pull-down this pin or connect it to the ground.		
19	XOUT	O	Crystal Oscillator Output		
Hardware/I²C Bus Control Selection					
41	SEL	I	Select Control. When this pin is low, the device is controlled via hardware pins, IN_SEL0/1 and OE. When this pin is high, the device is controlled via I ² C Bus port. Any change of SEL pin value requires power cycle. Hence, SEL pin cannot be changed on the fly.		
24	IREF	O	Output Current Select. Connect this pin to the ground via resistor R: HCSL/LVDS/LVPECL for 100Ω differential transmission line: R = 536Ω HCSL for 85Ω differential transmission line: R = 422Ω		
Power and Ground					
15	VDD	P	Positive Supply Voltage Connect to 3.3V or 2.5V supply		
39					
46					
3	VDDO	P	Positive Supply Voltage for Differential Outputs Connect to 3.3V or 2.5V power supply. These pins power up differential outputs OUT[11:0]_p/n		
10					
27					
34					

TABLE 1-1: PIN DESCRIPTION (CONTINUED)

Pin Number	Pin Name	Type (Note 1)	Description
40	VPP	P	Positive Supply Voltage for Programming OTP Memory This pin is used for generating custom configurations on ATE. Connect to ground for normal operation.
ePad	GND	P	Ground Connect to the ground

Note 1: All device inputs and outputs are LVPECL unless described otherwise. The Type column uses the following symbols:

I – Input,

I_{PU} – Input with 300 kΩ internal pull-up resistor,

I_{PD} – Input with 300 kΩ internal pull-down resistor,

I_{APU} – Input with 31 kΩ internal pull-up resistor,

I_{APD} – Input with 30 kΩ internal pull-down resistor,

I_{APU/APD} – input biased to VDD/2 with 60 kΩ internal pull-up and pull-down resistors (30 kΩ equivalent),

O – Output,

I/O_{OD} – Input/Open Drain Output pin,

NC – No connect,

P – Power supply pin

ZL40268

NOTES:

2.0 FUNCTIONAL DESCRIPTION

The ZL40268 is a I²C Bus programmable or hardware pin controlled low additive jitter, low power 3 x 8 HCSL/LVDS/LVPECL fanout buffer.

Two inputs can accept signal in differential (LVPECL, SSTL, LVDS, HSTL, CML) or single-ended (LVPECL or LVCMOS) format and the third input can accept a single-ended signal or it can be used to build a crystal oscillator by connecting an external crystal resonator between its XIN and XOUT pins. All the other components for building crystal oscillator are built in device such as load capacitance, series and shunt resistors.

The ZL40268 has eight HCSL/LVDS/LVPECL outputs that can be powered from 3.3V or 2.5V supply. Each output can be independently enabled/disabled via OEn_b pins or via I²C Bus. The type of each output driver can be programmed to be LVPECL, HCSL, or LVDS. Hence, the device can be configured to support different signaling formats depending on the application.

The device operates from 2.5V±5% or 3.3V±5% supply. Its operation is ensured over the industrial temperature range -40°C to +85°C.

2.1 Clock Inputs

The following blocks diagram shows how to terminate different signals fed to the ZL40268 inputs.

The device has programmable common mode input voltage. The common mode voltage can be programmed in COMMODESEL register at address 0x0C:

COMMODESEL.vcm_sel = 1 (default) for inputs with common mode between 0 and 1V such as HCSL.

COMMODESEL.vcm_sel = 0 for inputs with common mode voltage between 1V and 2V such as LVPECL and LVDS.

For devices intended to be used in hardware pin controlled mode the default common mode voltage can be changed in factory by programming OTP.

Figure 2-1 shows how to terminate a single ended output such as LVCMOS. Resistors R1 and R2 should present 50Ω equivalent resistance to the line and R_O + R_S should be 50Ω so that the transmission line is terminated at both ends with characteristic impedance. If the driving strength of the output driver is not sufficient to drive low impedance (standard LVCMOS output for example), the value of series resistor R_S should be increased. This will reduce the voltage swing at the input but this should be fine as long as the input voltage swing requirement is not violated (Table 4-4). The source resistors of R_S = 330Ω could be used for standard LVCMOS driver. This will provide 471 mV of voltage swing for 3.3V LVCMOS driver with the peak load current of $(3.3V \times 0.85) \times (1/(330\Omega + 50\Omega)) = 7.3$ mA for common mode voltage biased at 0.5V. For common mode voltage of V_{DD}/2, the peak current will be lower.

For optimum performance both differential input pins (_p and _n) need to be DC biased to the same voltage. Hence, the ratio R1/R2 should be equal to the ratio R3/R4.




FIGURE 2-1: Input Driven by a Single-Ended Output for vcm_sel = 0 and 1.




FIGURE 2-2: Input Driven by DC-Coupled LVPECL Output for $vcm_sel = 0$.




FIGURE 2-3: Input Driven by DC-Coupled LVPECL Output for $vcm_sel = 0$ (Alternative Termination).




FIGURE 2-4: Input Driven by AC-Coupled LVPECL Output for $vcm_sel = 0$ and 1.




FIGURE 2-5: Input Driven by HCSL Output for $vcm_sel = 1$.




FIGURE 2-6: Input Driven by LVDS Output for $vcm_sel = 0$.




FIGURE 2-7: Input Driven by AC-Coupled LVDS for $vcm_sel = 0$ and 1.




FIGURE 2-8: Input Driven by an SSTL Output for $vcm_sel = 1$.

2.2 Clock Outputs

Differential outputs LVPECL, LVDS and HCSL should have same termination as corresponding outputs described in the [Clock Inputs](#) section.

The device is designed to drive differential input of semiconductor devices. In applications that use a transformer to convert from the differential to the single ended output (for example driving an oscilloscope 50Ω input), a resistor larger than 10Ω should be added at the center tap of the primary winding to achieve optimum jitter performance as shown in [Figure 2-9](#). This is to provide a nominal common mode impedance of 10Ω or higher which is typical for differential terminations.




FIGURE 2-9: Driving A Load Via Transformer.

2.3 Crystal Oscillator Input

The crystal oscillator circuit can work with crystal resonators from 8 MHz to 160 MHz. To be able support crystal resonators with different characteristics, all internal components are programmable.

The load capacitors can be programmed from 0 pF to 21.75 pF (4 pF default) with resolution of 0.25 pF, which not only meets load requirement for most crystal resonator but also allows for fine tuning of the crystal resonator frequency. The amplifier gain can be adjusted in five steps and the series resistor can be adjusted as parallel combination of seven different resistors: 0Ω, 10.5Ω, 21Ω, 42Ω, 84Ω, 161Ω and 312Ω. (84Ω default). Although the first resistor is 0Ω, the series resistance R_S will be slightly higher than 0Ω due to parasitic resistance of the switch which connects resistor. Hence the minimum series resistance is achieved when all seven resistors are connected in parallel. The shunt resistor is fixed, and its value is 500 kΩ.

In hardware controlled mode, the capacitive load is set at 4 pF, internal series resistance to 84Ω and they cannot be changed. For crystal requiring higher load or series resistance, additional capacitance and/or series resistance can be added externally as shown in [Figure 2-10](#).




FIGURE 2-10: Crystal Oscillator Circuit in Hardware Controlled Mode.

2.4 Termination of Unused Inputs and Outputs

Unused inputs can be left unconnected. Alternatively, IN_0/1 can be pulled-down by 1 kΩ resistor. Unused outputs should be left unconnected.

2.5 Power Consumption

The device total power consumption can be calculated as:

EQUATION 2-1:

$$P_T = P_S + P_{XTAL} + P_C + P_{O_DIFF}$$

Where:

$P_S = V_{DD} \times I_S$	This is the core power consumed by input buffers. If XTAL is running this power should be set to zero where the static current (IS) is specified in Table 4-3 .
$P_{XTAL} = V_{DD} \times I_{DD_XTAL}$	This is the core power consumption of XTAL circuit. The current of the XTAL circuit is provided in Table 4-3 . If XTAL is not used, the power consumption is equal to zero.
$P_C = V_{DDO} \times I_{DD_CM}$	Common output power shared among all eight outputs. The current I_{DD_CM} is specified Table 4-3 .
$P_{O_DIF} = V_{DDO} \times (I_{DD_LVDS} \times N_1 + I_{DD_LVPECL} \times N_2 + I_{DD_HCSL} \times N_3)$	Output power where the output currents are specified Table 4-3 . N1, N2 and N3 are the number of enabled LVPECL, LVDS and HCSL outputs respectively and $N_1 + N_2 + N_3$ is less or equal to 8.

Power dissipated inside the device can be calculated by subtracting power dissipated in termination/biasing resistors from the power consumption.

ZL40268

EQUATION 2-2:

$$P_D = P_T - N_1 \times P_{LVPECL} - N_2 \times P_{LVDS} - N_3 \times P_{HCSL}$$

Where:

N1, N2 and N3 are the number of enabled LVPECL, LVDS and HCSL outputs respectively. Since there are eight differential outputs, N1 + N2 + N3 will be less or equal to 8.

$P_{LVPECL} = (V_{SW} / 50\Omega) \times (V_{SW} + V_B)$	V_{SW} is the voltage swing of LVPECL output. V_B is LVPECL bias voltage equal to $V_{DD} - 2V$.
$P_{LVDS} = V_{SW} / 100\Omega$	V_{SW} is the voltage swing of LVDS output.
$P_{HCSL} = (V_{SW} / 50\Omega)^2 \times (50\Omega + 50\Omega)$	V_{SW} is the voltage swing of HCSL output. 50Ω is termination resistance and 50Ω is series resistance of the HCSL output.

V_{SW} is voltage swing of HCSL output. 50Ω is termination resistance and 50Ω is series resistance of the HCSL output.

2.6 Power Supply Filtering

Each power pin (VDD and VDDO) should be decoupled with 0.1 μ F capacitor with minimum equivalent series resistance (ESR) and minimum series inductance (ESL). For example, 0402 X5R ceramic capacitors with a 6.3V minimum rating could be used. These capacitors should be placed as close as possible to the power pins. To reduce the power noise from adjacent digital components on the board, each power supply could be further insulated with low resistance ferrite bead with two capacitors. The ferrite bead will also insulate adjacent component from the noise generated from the device. [Figure 2-11](#) shows the recommended decoupling for each power pin.




FIGURE 2-11: Power Supply Filtering.

2.7 Power Supplies and Power-up Sequence

The device has two different power supplies: VDD and VDDO which are mutually independent. Voltages supported by each of these power supplies are specified in [Table 2-1](#).

The device is not sensitive to the power-up sequence. For example, commonly used sequence where higher voltage comes up before or at the same time as the lower voltages can be used (or any other sequence).

2.8 Host Interface

ZL40268 can be controlled via hardware pins (SEL pin tied low) or via I²C Bus (SEL pin tied high). The mode shall be selected during power up and it cannot be changed on the fly.

2.8.1 HARDWARE CONTROL MODE

In this mode, ZL40268 is controlled via Input Select pins (IN_SEL[1:0]) which select which one of three inputs is fed to outputs as shown in [Table 2-1](#), OUT_TYPE_SEL[1:0] pins which select signal level (HCSL, LVDS, LVPECL or Hi-Z) and output enable pins (OE_b) for each output as shown in [Table 2-2](#).

All input control pins have low input threshold voltage so they can be driven from the device with low output voltage (FPGA/CPLD). Supported voltages are between 1.2V and VDD (2.5V or 3.3V).

TABLE 2-1: INPUT CLOCK SELECTION

IN_SEL1	IN_SEL0	Selected Input
0	0	IN0_p, IN0_n
0	1	IN1_p, IN1_n
1	X	XIN (crystal input pin)

TABLE 2-2: OUTPUT TYPE SELECTION

OE_N_b	OUT_TYPE_SEL[1:0]	Output
0	00	HCSL
0	01	LVDS
0	10	LVPECL
1	00 or 01 or 10	High-Z (on output N)
X	11	High-Z (on all outputs)

Output is disabled synchronously and depending of the input frequency it can take up to 5 clock cycles to disable the output ($t_2 - t_1 \leq 5 \cdot T$, where T is the input clock period) as shown in [Figure 2-12](#).




FIGURE 2-12: Output Disable.

Any outputs can be enabled by pulling the corresponding OE_b pin low. As soon as OE_N_b pin goes low (t_1) the output N will go from high-Z to low (OUTN_p = low, OUTN_n = high) and will start to track the input after up to 5 input clock cycles ($t_2 - t_1 \leq 5 \cdot T$, where T is the input clock period) depending on the frequency of the input clock as shown in [Figure 2-13](#).




FIGURE 2-13: Output Enable.

2.8.2 I²C BUS CONTROL MODE

ZL40268 is controlled via four pin I²C Bus client interface as shown in [Figure 2-14](#).




FIGURE 2-14: I²C Bus Client Interface.

The address selection is done via SA_0 and SA_1 hardware pins, which select the appropriate address for the device.

TABLE 2-3: I²C BUS ADDRESS TABLE

SA_1	SA_0	I ² C Bus Address
0	0	0x34
0	1	0x35
1	0	0x36
1	1	0x37

2.9 I²C Bus Byte Read/Write

Reading or writing a register or registers in a I²C Bus client device is MSB first and LBS last in one-byte blocks.

The access from I²C host starts with the start condition followed by the client address and the write indicator bit. This is then followed by the command byte which in bits [6:0] contains the address of the register to be accessed for byte mode or the first register to be accessed in the burst mode. The most significant bit in the command byte must be set to 1.

Byte Read: The standard byte read is as shown in Figure 2-15. The command byte is followed the client address and read indication bit. The device (client) will respond by sending the requested byte.




FIGURE 2-15: I²C Bus Byte Read.

Write: Figure 2-16 illustrates the standard byte write. After the written byte has been acknowledged by the device, the host will assert the stop signal.




FIGURE 2-16: I²C Bus Byte Write.

2.10 I²C Bus Burst Read/Write

Burst Read and Write are very similar to Byte Read and Write.

Burst Read: Figure 2-17 illustrates the Burst Read. The I²C host acknowledges after each received byte and finally sends a Not Acknowledge (NACK) followed with Stop Condition.




FIGURE 2-17: I²C Bus Burst Read.

Burst Write: Figure 2-18 illustrates the Burst Write. The I²C host will send the Stop Condition after the last data byte.




FIGURE 2-18: I²C Bus Burst Write.

2.11 Typical Phase Noise Characteristics




FIGURE 2-19: 100 MHz HCSSL Output Phase Noise.




FIGURE 2-20: 156.25 MHz LVDS Output Phase Noise.




FIGURE 2-21: 625 MHz LVPECL Output Phase Noise.




FIGURE 2-22: Phase Noise with 156.25 MHz Crystal.




FIGURE 2-23: 491.52 MHz HCSL Phase Noise.

ZL40268

NOTES:

3.0 REGISTER MAP

The device is controlled by accessing registers through the serial interface. [Table 3-1](#) provides a summary of the registers available for the configuration of the device. The default settings can be modified via factory programmable OTP memory.

TABLE 3-1: REGISTER MAP

Address I ² C A[6:0] Hex (0x)	Name	Data D[7:0]
00	XTALBG	xtal_buf_gain[7:0]
01	XTALDL	xtal_drive_level[7:0]
02	XTALLC	xtal_load_cap[7:0]
03	XTALNR	xtal_normal_run
04	OUTLOWALL	out_low_all
05	INSEL	input_select[1:0]
06	—	not used
07	DRVTYPE0	driver_type[7:0] (differential output OUT3, OUT2, OUT1, OUT0)
08	DRVTYPE1	driver_type[15:8] (differential output OUT7, OUT6, OUT5, OUT4)
09	Reserved	Reserved
0A	OUTLOW	output_drive_low[7:0]
0B	Reserved	Reserved
0C	COMMODOSEL	vcm_sel
0D	—	not used
0E	DEVADDR	dev_addr[2:0]
0F	Reserved	Reserved
10	Reserved	Reserved
11	DEVICEID	Device Identification
12 - 1F	Reserved	Reserved

TABLE 3-2: 0X00 XTALBG-XTAL BUFFER GAIN

Bit	Name	Description	Type	Reset
7:0	xtal_buf_gain[7:0]	<p>Programs crystal buffer (inverting amplifier) gain. Every bit pair (bits: 01, 23, 45, 67) of this register correspond to additional equal gain block which can be added (bits set) or removed (bits cleared). Minimum gain is 0x00 (default) and 0xFF is maximum gain. When reference input mode is “bypass XTAL mode” or “differential input modes” with HIGH xtal_normal_run bit, the buffer is disabled and follows “Input Selection”. When xtal_normal_run bit is LOW, XTAL buffer is in the “xtal forced run” mode and keep running.</p> <p>8'b0000_0000: default crystal buffer strength 8'b0000_0011: enable additional buffer strength 8'b0000_1100: enable additional buffer strength 8'b0011_0000: enable additional buffer strength 8'b1100_0000: enable additional buffer strength</p>	RW	FF

TABLE 3-3: 0X01 XTALDL - XTAL DRIVE LEVEL

Bit	Name	Description	Type	Reset
7:0	xtal_drive_level[7:0]	<p>Internal damping resistance of crystal circuit to limit external crystal's drive level μW. The value of damping resistor is determined by crystal's motion resistance of crystal's equivalent circuit. Drive level should be lower than crystal manufacturer's specification. Crystal's equivalent values should be requested to the manufacturer, (motion resistance and shunt capacitance). The selected resistors are connected to XOUT. Multiple bit combinations available by 7-bit control. Because they use parallel connections, 0xFF is the smallest resistance and 0x01 is the highest resistance.</p> <p>8'b0000_0000: disable all resistors 8'b0000_0001: 312 Ohm resistor 8'b0000_0010: 161 Ohm resistor 8'b0000_0100: 84 Ohm resistor 8'b0000_1000: 42 Ohm resistor 8'b0001_0000: 21 Ohm resistor 8'b0010_0000: 10.5 Ohm resistor 8'b0100_0000: 0 Ohm connection 8'b1000_0000: not used</p>	RW	04

TABLE 3-4: 0X02 XTALLC - XTAL LOAD CAPACITANCE

Bit	Name	Description	Type	Reset
7:0	xtal_load_cap[7:0]	<p>Internal load capacitance of crystal circuit (0 pF to 21.75 pF with the resolution of 0.25 pF). XIN and XOUT have each capacitor connected to GND. Multiple bit combinations available between 8 capacitors.</p> <p>8'b0000_0000: disable all xtal load capacitors 8'b0000_0001: enable capacitor 0.25 pF 8'b0000_0010: enable capacitor 0.5 pF 8'b0000_0100: enable capacitor 1 pF 8'b0000_1000: enable capacitor 2 pF 8'b0001_0000: enable capacitor 2 pF 8'b0010_0000: enable capacitor 4 pF 8'b0100_0000: enable capacitor 4 pF 8'b1000_0000: enable capacitor 8 pF</p>	RW	40

TABLE 3-5: 0X03 XTALNR - XTAL NORMAL RUN

Bit	Name	Description	Type	Reset
7:1	Unused	Unused	R	0000000
0	xtal_normal_run	<p>When this bit is set high crystal oscillator circuit is running only if input_select[1:0] register at address 0x05 selects crystal mode (2'b10). This value is recommended because it provides best jitter performance--XO circuit is running only when it is needed.</p> <p>When this bit is set low the crystal oscillator will keep running even if crystal oscillator is not selected in input_select[1:0] register at address 0x05. This mode should only be used when fast switching between input references and crystal oscillator is required.</p>	RW	1

TABLE 3-6: 0X04 OUTLOWALL - OUTPUT LOW ALL

Bit	Name	Description	Type	Reset
7:1	Unused	Unused	R	0000000
0	out_low_all	<p>OUTLOWALL effects OUTLOW register.</p> <p>1'b0: Output0 to Output7 are according to their driver_type[n+1, n] values 1'b1: Output0 to Output7 will drive logic LOW.</p> <p>OTP value load to this bit and/or I²C write to this bit in the SCM mode, will affect all the values at OUTLOW register. In other words, loading value of 1'b0 from OTP or writing it from I²C, will cause all values in OUTLOW register to be 0's. Same thing for 1'b1.</p> <p>In SCM, the output_low values per output are controlled individually by accessing the bits in OUTLOW register. However, any subsequent write to this bit will affect the values in those register (OUTLOW).</p>	RW	0

TABLE 3-7: 0X05 INSEL - INPUT SELECT REGISTER

Bit	Name	Description	Type	Reset
7:2	Unused	Unused	R	0000000
1:0	input_select[1:0]	<p>Input reference clock selection. Proper external coupling and termination are required.</p> <p>2'b00: Differential input from IN0_p and IN0_n 2'b01: Dfferential input from IN1_p and IN1_n 2'b10: Fundamental XTAL mode with XIN and XOUT (Use internal crystal oscillator circuits) or XTAL overdrive mode (single-ended clock signal fed to XIN) 2'b11: XTAL bypass mode (single-ended clock signal with XIN and disabled internal crystal buffer circuit in the analog block)</p>	RW	00

TABLE 3-8: 0X07 DRVTYPE0 - (OUTPUT TYPE SELECT 0 TO 3)

Bit	Name	Description	Type	Reset
7:4	Reserved	Reserved	RW	11

TABLE 3-8: 0X07 DRVTYPE0 - (OUTPUT TYPE SELECT 0 TO 3)

Bit	Name	Description	Type	Reset
3:2	driver_type_1	Output driver type of differential OUT1. The same bit configuration with OUT0.	RW	11
1:0	driver_type_0	Output driver type of differential OUT0. 2'b00: HCSL outputs 2'b01: LVDS outputs 2'b10: LVPECL outputs 2'b11: outputs disabled	RW	11

TABLE 3-9: 0X08 DRVTYPE1 - OUTPUT TYPE SELECT (OUTPUTS 4 TO 7)

Bit	Name	Description	Type	Reset
7:6	driver_type_5	Output driver type of differential OUT5. The same bit configuration with OUT0.	RW	11
5:4	driver_type_4	Output driver type of differential OUT4. The same bit configuration with OUT0.	RW	11
3:2	driver_type_3	Output driver type of differential OUT3. The same bit configuration with OUT0.	RW	11
1:0	driver_type_2	Output driver type of differential OUT2. The same bit configuration with OUT0.	RW	11

TABLE 3-10: 0X09 DRVTYPE2 - OUTPUT TYPE SELECT (OUTPUTS 8 TO 11)

Bit	Name	Description	Type	Reset
7:6	driver_type_7	Output driver type of differential OUT7. The same bit configuration with OUT0.	RW	11
5:4	driver_type_6	Output driver type of differential OUT6. The same bit configuration with OUT0.	RW	11
3:0	Reserved	Reserved	RW	11

TABLE 3-11: 0X0A OUTLOW0 - OUTPUT DRIVE LOW (OUTPUTS 0 TO 7)

Bit	Name	Description	Type	Reset
7	output_drive_low_5	Output driver type of differential OUT5. The same bit configuration with OUT0.	RW	0
6	output_drive_low_4	Output driver type of differential OUT4. The same bit configuration with OUT0.	RW	0
5	output_drive_low_3	Output driver type of differential OUT3. The same bit configuration with OUT0.	RW	0

TABLE 3-11: 0X0A OUTLOW0 - OUTPUT DRIVE LOW (OUTPUTS 0 TO 7) (CONTINUED)

Bit	Name	Description	Type	Reset		
4	output_drive_low_2	Output driver type of differential OUT2. The same bit configuration with OUT0.	RW	0		
3:2	Reserved	Reserved	RW	0		
1	output_drive_low_1	Output driver type of differential OUT1. The same bit configuration with OUT0.	RW	0		
0	output_drive_low_0	When this bit is set to 1, and when OUT0 is enabled, the OUT0_p will drive low and OUT0_n will drive high voltage levels for corresponding type of the output. For example, if output type for OUT0 is set to HCSL (driver_type = 2'b00), the OUT0_p will drive 0V and OUT0_n will drive 0.75V. When OUT0 is in high-Z mode (driver_type[1:0] = 2'b11), this bit is ignored and the output will stay high-Z. If this bit is set to 0, drive low function is disabled.	RW	0		
		output_drive_low[0]			driver_type[1:0]	OUT0
		0			00	HCSL
		0			01	LVDS
		0			10	LVPECL
		0			11	Hi-Z
		1			00	HCSL_drive_low
		1			01	LVDS_drive_low
		1			10	LVPECL_drive_low
1	11	Hi-Z				

TABLE 3-12: 0X0B OUTLOW1 - OUTPUT DRIVE LOW (OUTPUTS 8 TO 11)

Bit	Name	Description	Type	Reset
7:4	Unused	Unused	R	0
3	output_drive_low_7	Output driver type of differential OUT7. The same bit configuration with OUT0.	RW	0
2	output_drive_low_6	Output driver type of differential OUT6. The same bit configuration with OUT0.	RW	0
1	Reserved	Reserved	RW	0

TABLE 3-13: 0X0C COMMODSEL - COMMON MODE SELECT

Bit	Name	Description	Type	Reset
7:1	Unused	Unused	R	0000000
0	vcm_sel	The bit determines the range of the input VCM 1'b0: the input VCM is from 1V to 2V 1'b1: the input VCM is from 0.1V to 0.8V (for HCSL format)	RW	1

TABLE 3-14: 0X0E DEVADDR - I²C BUS CLIENT DEVICE ADDRESS

Bit	Name	Description	Type	Reset
7:3	Unused	Unused	R	00000
2:0	dev_addr[2:0]	These three bits contributes as the following to the 7 bits of the I ² C Bus client address {2'b01, dev_addr[2:0], SA1, SA0}, where SA0 and SA1 are from pins IN_SELO_I2C_SA_0 and IN_SELO_I2C_SA_0 respectively.	RW	101

TABLE 3-15: 0X11 DEVID - DEVICE MODIFICATION

Bit	Name	Description	Type	Reset
7:5	Unused	Unused	R	0
4:0	dev_id	Device ID	RO	00011

4.0 ELECTRICAL CHARACTERISTICS

TABLE 4-1: ABSOLUTE MAXIMUM RATINGS

(Note 1, Note 2, Note 3)

Parameter	Symbol	Min.	Max.	Units
Supply Voltage, 3.3V	V_{DD}/V_{DDO}	-0.5	4.6	V
Supply Voltage, 2.5V	V_{DD}/V_{DDO}	-0.5	3.5	V
Storage Temperature Range	T_{ST}	-55	125	°C

- Note 1:** Exceeding these values may cause permanent damage.
Note 2: Functional operation under these conditions is not implied.
Note 3: Voltages are with respect to ground (GND) unless otherwise stated.

TABLE 4-2: OPERATING RATINGS

(Note 1, Note 2, Note 3)

Parameter	Symbol	Min.	Typ.	Max.	Units
Supply Voltage, 3.3V	V_{DD}/V_{DDO}	3.135	3.30	3.465	V
Supply Voltage, 2.5V	V_{DD}/V_{DDO}	2.375	2.50	2.625	V
Operating Temperature	T_A	-40	25	85	°C
Input Voltage	V_{DD-IN}	-0.3	—	$V_{DD} + 0.3$	V

- Note 1:** Voltages are with respect to ground (GND) unless otherwise stated.
Note 2: The device core supports two power supply modes (3.3V and 2.5V).

TABLE 4-3: CURRENT CONSUMPTION

Parameter	Symbol	Min	Typ.	Max	Units	Condition
Core device current (all outputs and XTAL disabled)	I_S 3.3V	—	163	197	mA	$V_{DD} = 3.3V+5\%$
	I_S 2.5V	—	153	187	mA	$V_{DD} = 2.5V+5\%$
Core device current (all outputs disabled) XTAL circuit enabled with 25 MHz Crystal connected between XIN and XOUT	I_{DD_XTAL} 3.3V	—	128	154	mA	$V_{DD} = 3.3V+5\%$
	I_{DD_XTAL} 2.5V	—	124	150	mA	$V_{DD} = 2.5V+5\%$
Common output current	I_{DD_CM} 3.3V	—	17.9	18.9	mA	$V_{DDO} = 3.3V+5\%$
	I_{DD_CM} 2.5V	—	16.6	17.5	mA	$V_{DDO} = 2.5V+5\%$
Current dissipation per LVPECL output	I_{DD_LVPECL} 3.3V	—	21.5	25.7	mA	$V_{DDO} = 3.3V+5\%$
	I_{DD_LVPECL} 2.5V	—	21.5	25.6	mA	$V_{DDO} = 2.5V+5\%$
Current dissipation per LVDS output	I_{DD_LVDSL} 3.3V	—	6.73	8	mA	$V_{DDO} = 3.3V+5\%$
	I_{DD_LVDSL} 2.5V	—	6.87	7.83	mA	$V_{DDO} = 2.5V+5\%$
Current dissipation per HCSL output (IREF pin pulled down with 422Ω)	I_{DD_85HCSL} 3.3V	—	21	22.8	mA	$V_{DDO} = 3.3V+5\%$
	I_{DD_85HCSL} 2.5V	—	20	21.4	mA	$V_{DDO} = 2.5V+5\%$
Current dissipation per HCSL output (IREF pin pulled down with 536Ω)	$I_{DD_100HCSL}$ 3.3V	—	17.6	19.2	mA	$V_{DDO} = 3.3V+5\%$
	$I_{DD_100HCSL}$ 2.5V	—	17	18.4	mA	$V_{DDO} = 2.5V+5\%$

TABLE 4-4: INPUT CHARACTERISTICS

Note 1, Note 2, Note 3

Parameter	Symbol	Min	Typ.	Max	Units	Condition
CMOS high-level input voltage for control inputs	V_{CIH}	1.05	—	—	V	—
CMOS low-level input voltage for control inputs	V_{CIL}	—	—	0.45	V	—
CMOS input leakage current for control inputs (includes current due to pull down resistors)	I_{IL}	-25	—	50	μ A	$V_I = V_{DD}$ or 0V
Differential input common mode voltage for IN0_p/n and IN1_p/n	V_{CM}	1	—	2	V	vcm_sel bit = 0 (reg 0x0C)
Differential input common mode voltage for IN0_p/n and IN1_p/n (HCSL common mode)	V_{CM}	0.1	—	0.8	V	vcm_sel bit = 1 (reg 0x0C)
Differential input voltage swing for IN0_p/n and IN1_p/n $f < 1$ GHz	V_{ID}	0.15	—	1.3	V	—
Differential input voltage swing for IN0_p/n and IN1_p/n for $1 \text{ GHz} < f < 1.5 \text{ GHz}$	V_{ID}	0.35	—	1.3	V	—
Differential input leakage current for IN0_p/n and IN1_p/n (includes current due to pull-up and pull-down resistors)	I_{IL}	-150	—	150	μ A	$V_I = 2V$ or 0V
Single ended input voltage for IN0_p and IN1_p	V_{SI}	-0.3	—	2.7	V	—
Single ended input common mode voltage (IN0_p and IN1_p)	V_{SIC}	1	—	2	V	vcm_sel bit = 0 (reg 0x0C)
Single ended input common mode voltage (IN0_p and IN1_p) (HCSL common mode)	V_{SIC}	0.1	—	0.8	V	vcm_sel bit = 1 (reg 0x0C)
Single ended input voltage swing for IN0_p and IN1_p	V_{SID}	0.3	—	0.8	V	—
Input frequency (differential)	f_{IN}	0	—	1500	MHz	—
Input frequency (single-ended)	f_{IN_SE}	0	—	400	MHz	—
Input duty cycle (400 MHz input clock)	dc	35%	—	65%	—	Note 4
Input slew rate	Slew	—	2	—	V/ns	—
Input pull-up/ pull-down resistance for IN0_p/ IN0_n and IN1_p/IN1_n	R_{PU}/R_{PD}	—	60	—	k Ω	—
Input pull-down resistance for INx_p	R_{PD}	—	30	—	k Ω	—
Control Input (OE_b[11:0]) pull-down resistance	R_{PDD}	—	300	—	k Ω	—
Input multiplexer isolation IN0_p/n to IN1_p/n and vice versa Power on both inputs 0dBm, $f_{OFFSET} > 50 \text{ kHz}$	I_{SO}	—	-90	—	dBc	$f_{IN} = 100 \text{ MHz}$
		—	-75	—		$f_{IN} = 200 \text{ MHz}$
		—	-61	—		$f_{IN} = 400 \text{ MHz}$
		—	-52	—		$f_{IN} = 800 \text{ MHz}$

- Note 1:** Values are over recommended operating conditions.
Note 2: Values are over all two power supply modes ($V_{DD} = 3.3V$ and $V_{DD} = 2.5V$).
Note 3: Input mux isolation is measured as amplitude of f_{OFFSET} spur in dBc on the output clock phase noise plot.
Note 4: Minimum and maximum duty cycles should be scaled for different input frequencies. For example, a 10 MHz differential input clock would have a minimum duty cycle of 1% and a maximum duty cycle of 99%.

TABLE 4-5: CRYSTAL OSCILLATOR CHARACTERISTICS

Note 1, Note 2

Parameter	Symbol	Min	Typ.	Max	Units	Condition
Mode of oscillation	Mode	Fundamental			—	—
Frequency	f	8	—	160	MHz	—
On chip load capacitance in I ² C Bus controlled mode	C _L	0	—	21.75	pF	Programmable
On chip load capacitance in pin controlled mode		—	4	—	pF	Fixed
On chip series resistor in I ² C Bus controlled mode	R _S	0	—	312	Ω	Programmable
		—	84	—	Ω	Fixed
On chip shunt resistor	R	—	500	—	kΩ	—
Frequency in overdrive mode Note 3	f _{OV}	0.1	—	250	MHz	Functional but may not meet AC parameters Minimum depends on AC coupling Capacitor (0.1 μF assumed)
Frequency in bypass mode Note 4	f _{BP}	0	—	250	MHz	Functional but may not meet AC parameters

- Note 1:** Values are over recommended operating conditions.
Note 2: Values are over all two power supply modes (V_{DD} = 3.3V and V_{DD} = 2.5V).
Note 3: Maximum input level is 2V.
Note 4: Maximum output level is V_{DD}.

TABLE 4-6: POWER SUPPLY REJECTION RATIO FOR VDD = VDDO = 3.3V

Note 1, Note 2, Note 3

Parameter	Symbol	Min	Typ.	Max	Units	Condition
PSRR for LVPECL output	PSRR _{LVPECL}	—	-79	—	dBc	f _{IN} = 156.25 MHz
			-81			f _{IN} = 312.5 MHz
			-84			f _{IN} = 625 MHz
PSRR for LVDS output	PSRR _{LVDS}	—	-91	—	dBc	f _{IN} = 156.25 MHz
			-88			f _{IN} = 312.5 MHz
			-81			f _{IN} = 625 MHz
PSRR for HCSL output	PSRR _{HCSL}	—	-95	—	dBc	f _{IN} = 100 MHz
			-93			f _{IN} = 133 MHz
			-84			f _{IN} = 400 MHz

- Note 1:** Values are over recommended operating conditions.
Note 2: Noise injected to VDD/VDDO power supply with frequency 100 kHz and amplitude 100 mV_{PP}.
Note 3: PSRR is measured as amplitude of 100 kHz spur in dBc on the output clock phase noise plot.

ZL40268

TABLE 4-7: POWER SUPPLY REJECTION RATIO FOR VDD = VDDO = 2.5V

Note 1, Note 2, Note 3

Parameter	Symbol	Min	Typ.	Max	Units	Condition
PSRR for LVPECL output	PSRR _{LVPECL}	—	-82	—	dBc	f _{IN} = 156.25 MHz
			-71			f _{IN} = 312.5 MHz
			-68			f _{IN} = 625 MHz
PSRR for LVDS output	PSRR _{LVDS}	—	-97	—	dBc	f _{IN} = 156.25 MHz
			-79			f _{IN} = 312.5 MHz
			-78			f _{IN} = 625 MHz
PSRR for HCSL output	PSRR _{HCSL}	—	-89	—	dBc	f _{IN} = 100 MHz
			-94			f _{IN} = 133 MHz
			-82			f _{IN} = 400 MHz

Note 1: Values are over recommended operating conditions.

Note 2: Noise injected to VDD/VDDO power supply with frequency 100 kHz and amplitude 100 mV_{PP}.

Note 3: PSRR is measured as amplitude of 100 kHz spur in dBc on the output clock phase noise plot.

TABLE 4-8: LVPECL OUTPUT CHARACTERISTICS FOR VDDO = 3.3V

Note 1

Parameter	Symbol	Min	Typ.	Max	Units	Condition
Output high voltage	V _{LVPECL_OH}	1.9	2.08	2.5	V	DC measurement
Output low voltage	V _{LVPECL_OL}	1.2	1.36	1.7	V	DC measurement
Output differential swing Note 2	V _{LVPECL_SW}	0.6	0.72	0.9	V	DC measurement
Variation of V _{LVPECL_SW} for complementary output states	ΔV _{LVPECL_SW}	0	0.02	0.07	V	—
Common mode output	V _{CM}	1.6	1.72	2.1	V	—
Output frequency when V _{LVPECL_SW} ≥ 0.6V	F _{MAX_0.6VSW}	—	—	800	MHz	—
Output frequency when V _{LVPECL_SW} ≥ 0.4V	F _{MAX_0.4VSW}	—	—	1500	MHz	—
Rise or fall time (20% to 80%)	t _r , t _f	—	110	170	ps	—
Output frequency	FO	0	—	1500	MHz	—
Output to output skew	t _{OOSK}	—	—	40	ps	—
Device to device output skew	t _{DOOSK}	—	—	120	ps	—
Input to output delay	t _{IOD}	0.8	1	1.2	ns	—
Output enable time	t _{EN}	—	—	5	cycles	—
Output disable time	t _{DIS}	—	—	5	cycles	—
Additive RMS jitter in 1 MHz to 20 MHz band	T _{J_1M_20M}	—	63	81	fs	Input clock: 100 MHz
			41	56	fs	Input clock: 156.25 MHz
			21	32	fs	Input clock: 625 MHz
Additive RMS jitter in 12 kHz to 20 MHz band	T _{J_12k_20M}	—	67	89	fs	Input clock: 100 MHz
			46	67	fs	Input clock: 156.25 MHz
			27	46	fs	Input clock: 625 MHz

TABLE 4-8: LVPECL OUTPUT CHARACTERISTICS FOR VDDO = 3.3V (CONTINUED)

Noise floor	N _F	—	-161	-163	dBc/Hz	Input clock: 100 MHz
			-161	-161	dBc/Hz	Input clock: 156.25 MHz
			-158	-156	dBc/Hz	Input clock: 625 MHz

Note 1: Values are over recommended operating conditions.

2: Output differential swing is calculated as $V_{SW} = V_{OH} - V_{OL}$. It should not be confused with $V_{SW} = 2 * (V_{OH} - V_{OL})$ sometimes used in some data sheets.

TABLE 4-9: LVPECL OUTPUT CHARACTERISTICS FOR VDDO = 2.5V

Note 1

Parameter	Symbol	Min	Typ.	Max	Units	Condition
Output high voltage	V _{LVPECL_OH}	1.1	1.28	2.5	V	DC measurement
Output low voltage	V _{LVPECL_OL}	0.4	0.57	1.7	V	DC measurement
Output differential swing Note 2	V _{LVPECL_SW}	0.6	0.71	0.9	V	DC measurement
Variation of V _{LVPECL_SW} for complementary output states	ΔV _{LVPECL_SW}	0	0.02	0.07	V	—
Common mode output	V _{CM}	0.8	0.92	2.1	V	—
Output frequency when V _{LVPECL_SW} ≥ 0.6V	F _{MAX_0.6VSW}	—	—	800	MHz	—
Output frequency when V _{LVPECL_SW} ≥ 0.4V	F _{MAX_0.4VSW}	—	—	1500	MHz	—
Rise or fall time (20% to 80%)	t _r , t _f	—	120	170	ps	—
Output frequency	FO	0	—	1500	MHz	—
Output to output skew	t _{OOSK}	—	—	40	ps	—
Device to device output skew	t _{DOOSK}	—	—	120	ps	—
Input to output delay	t _{IOD}	0.8	1	1.2	ns	—
Output enable time	t _{EN}	—	—	5	cycles	—
Output disable time	t _{DIS}	—	—	5	cycles	—
Additive RMS jitter in 1 MHz to 20 MHz band	T _{J_1M_20M}	—	60	81	fs	Input clock: 100 MHz
			40	56	fs	Input clock: 156.25 MHz
			21	32	fs	Input clock: 625 MHz
Additive RMS jitter in 12 kHz to 20 MHz band	T _{J_12k_20M}	—	64	89	fs	Input clock: 100 MHz
			45	67	fs	Input clock: 156.25 MHz
			27	46	fs	Input clock: 625 MHz
Noise floor	N _F	—	-164	-163	dBc/Hz	Input clock: 100 MHz
			-164	-161	dBc/Hz	Input clock: 156.25 MHz
			-158	-156	dBc/Hz	Input clock: 625 MHz

Note 1: Values are over recommended operating conditions.

2: Output differential swing is calculated as $V_{SW} = V_{OH} - V_{OL}$. It should not be confused with $V_{SW} = 2 * (V_{OH} - V_{OL})$ sometimes used in some data sheets.

ZL40268

TABLE 4-10: LVDS OUTPUT CHARACTERISTICS FOR VDDO = 3.3V

Note 1						
Parameter	Symbol	Min	Typ.	Max	Units	Condition
Output high voltage	V_{LVDS_OH}	1.3	1.39	1.48	V	DC measurement
Output low voltage	V_{LVDS_OL}	1.0	1.07	1.15	V	DC measurement
Output differential swing Note 2	V_{LVDS_SW}	0.25	0.32	0.39	V	DC measurement
Variation of V_{LVDS_SW} for complementary output states	ΔV_{LVDS_SW}	0	0.002	0.01	V	—
Common mode output	V_{CM}	1.15	1.23	1.3	V	—
Variation of V_{CM} for complementary output states	ΔV_{CM}	0	0.001	0.01	V	—
Output frequency when $V_{LVDS_SW} \geq 250$ mV	$F_{MAX_0.25VSW}$	—	—	800	MHz	—
Output frequency when $V_{LVDS_SW} \geq 200$ mV	$F_{MAX_0.2VSW}$	—	—	1500	MHz	—
Rise or fall time (20% to 80%)	t_r, t_f	—	110	170	ps	—
Output frequency	FO	—	—	1500	MHz	—
Output to output skew	t_{OOSK}	—	—	20	ps	—
Device to device output skew	t_{DOOSK}	—	—	130	ps	—
Input to output delay	t_{IOD}	0.8	1	1.2	ns	—
Output short circuit current single ended	I_S	-24	—	24	mA	Single ended outputs shorted to GND
Output short circuit current differential	I_{SD}	-24	—	24	mA	Complementary outputs shorted
Output enable time	t_{EN}	—	—	5	cycles	—
Output disable time	t_{DIS}	—	—	5	cycles	—
Additive RMS jitter in 1 MHz to 20 MHz band	$T_{J_1M_20M}$	—	87	102	fs	Input clock: 100 MHz
			46	58	fs	Input clock: 156.25 MHz
			21	32	fs	Input clock: 625 MHz
Additive RMS jitter in 12 kHz to 20 MHz band	$T_{J_12k_20M}$	—	91	108	fs	Input clock: 100 MHz
			51	69	fs	Input clock: 156.25 MHz
			27	48	fs	Input clock: 625 MHz
Noise floor	N_F	—	-161	-159	dBc/Hz	Input clock: 100 MHz
			-162	-161	dBc/Hz	Input clock: 156.25 MHz
			-158	-156	dBc/Hz	Input clock: 625 MHz

Note 1: Values are over recommended operating conditions.

Note 2: Output differential swing is calculated as $V_{SW} = V_{OH} - V_{OL}$. It should not be confused with $V_{SW} = 2 * (V_{OH} - V_{OL})$ sometimes used in some data sheets.

TABLE 4-11: LVDS OUTPUT CHARACTERISTICS FOR VDDO = 2.5V

Note 1						
Parameter	Symbol	Min	Typ.	Max	Units	Condition
Output high voltage	V_{LVDS_OH}	1.3	1.4	1.5	V	DC measurement
Output low voltage	V_{LVDS_OL}	0.97	1.05	1.13	V	DC measurement
Output differential swing Note 2	V_{LVDS_SW}	0.25	0.35	0.44	V	DC measurement
Variation of V_{LVDS_SW} for complementary output states	ΔV_{LVDS_SW}	0	0.001	0.01	V	—
Common mode output	V_{CM}	1.15	1.23	1.3	V	—
Variation of V_{CM} for complementary output states	ΔV_{CM}	0	0.001	0.01	V	—
Output frequency when $V_{LVDS_SW} \geq 250$ mV	$F_{MAX_0.25VSW}$	—	—	800	MHz	—
Output frequency when $V_{LVDS_SW} \geq 200$ mV	$F_{MAX_0.2VSW}$	—	—	1500	MHz	—
Rise or fall time (20% to 80%)	t_r, t_f	—	110	170	ps	—
Output frequency	F_O	0	—	1500	MHz	—
Output to output skew	t_{OOSK}	—	—	20	ps	—
Device to device output skew	t_{DOOSK}	—	—	130	ps	—
Input to output delay	t_{IOD}	0.8	1	1.2	ns	—
Output short circuit current single ended	I_S	-24	—	24	mA	Single ended outputs shorted to GND
Output short circuit current differential	I_{SD}	-24	—	24	mA	Complementary outputs shorted
Output enable time	t_{EN}	—	—	3	cycles	—
Output disable time	t_{DIS}	—	—	3	cycles	—
Additive RMS jitter in 1 MHz to 20 MHz band	$T_{J_1M_20M}$	—	81	100	fs	Input clock: 100 MHz
			44	58	fs	Input clock: 156.25 MHz
			21	34	fs	Input clock: 625 MHz
Additive RMS jitter in 12 kHz to 20 MHz band	$T_{J_12k_20M}$	—	85	107	fs	Input clock: 100 MHz
			48	70	fs	Input clock: 156.25 MHz
			27	50	fs	Input clock: 625 MHz
Noise floor	N_F	—	-161	-159	dBc/Hz	Input clock: 100 MHz
			-163	-161	dBc/Hz	Input clock: 156.25 MHz
			-158	-156	dBc/Hz	Input clock: 625 MHz

Note 1: Values are over recommended operating conditions.

2: Output differential swing is calculated as $V_{SW} = V_{OH} - V_{OL}$. It should not be confused with $V_{SW} = 2 * (V_{OH} - V_{OL})$ sometimes used in some data sheets.

**TABLE 4-12: HCSSL OUTPUTS (PCIE ELECTRICAL CHARACTERISTICS)
FOR VDDO = 3.3V AND 2.5V**

Note 1

Parameter	Symbol	Min	Typ.	Max	Units	Condition
Rising edge rate	Rise Rate	1.4	1.75	4	V/ns	Note 3, Note 4
Falling edge rate	Fall Rate	1.4	1.75	4	V/ns	Note 3, Note 4
Differential high voltage	V_{IH}	0.6			V	Note 3
Differential low voltage	V_{IL}	—		-0.6	V	Note 3
Single-ended high voltage	V_{SIH}	0.65	0.75	0.85	V	DC measurement
Single-ended low voltage	V_{SIL}	-20	0	20	mV	DC measurement
Absolute crossing voltage	V_{CROSS}	0.25		0.55	V	Note 2, Note 5, Note 6
Variation of V_{CROSS} over all rising clock edges	ΔV_{CROSS}	—		0.140	V	Note 2, Note 5, Note 9
Ring back voltage margin	V_{RB}	-0.55		0.55	V	Note 3, Note 10
Time before V_{RB} is allowed	t_{STABLE}	4.6			ns	Note 3, Note 10
Cycle-to-cycle additive jitter	t_{JCC}	—	4.6	5.8	ps peak to peak	Note 3
Absolute Maximum voltage	V_{MAX}	—		1.15	—	Note 2, Note 7
Absolute Minimum voltage	V_{MIN}	-0.3			—	Note 2, Note 8
Output Duty Cycle (when input has 50% duty cycle)	Duty Cycle	48	50	52	%	Note 3
Rising to falling edge matching	r/f match	—		20	%	Note 2, Note 11
Clock Source DC impedance (CK)	Z_{C-DC_CK}	—	50		Ω	DC measurement
Clock Source DC impedance (CK#)	$Z_{C-DC_CK\#}$	—	50		Ω	DC measurement
Output frequency	F_{MAX}	0		600	MHz	—
Output to output skew	t_{OOSK}	—		50	ps	—

**TABLE 4-12: HCSL OUTPUTS (PCIE ELECTRICAL CHARACTERISTICS)
FOR VDDO = 3.3V AND 2.5V (CONTINUED)**

Device to device output skew	t_{DOOSK}	—	—	129	ps	—
Input to output delay	t_{IOD}	0.8	1	1.2	ns	—
Output enable time	t_{EN}	—	—	5	cycles	—
Output disable time	t_{DIS}	—	—	5	cycles	—

- Note 1:** Values are over recommended operating conditions.
- 2:** Measurement taken from single ended waveform.
- 3:** Measurement taken from differential waveform.
- 4:** Measured from -150 mV to $+150$ mV on the differential waveform (derived from CK minus CK#). The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing. See [Figure 4-4](#).
- 5:** Measured at crossing point where the instantaneous voltage value of the rising edge of CK equals the falling edge of CK#. See [Figure 4-1](#).
- 6:** Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement. See [Figure 4-1](#).
- 7:** Defined as the maximum instantaneous voltage including overshoot. See [Figure 4-1](#).
- 8:** Defined as the maximum instantaneous voltage including undershoot. See [Figure 4-1](#).
- 9:** Defined as the total variation of all crossing voltages of Rising CK and Falling CK# This is the maximum allowed variance in V_{CROSS} for any particular system. See [Figure 4-2](#).
- 10:** T_{STABLE} is the time the differential clock must maintain a minimum ± 150 mV differential voltage after 20 rising/falling edges before it is allowed to droop back into the $V_{RB} \pm 100$ mV differential range. See [Figure 4-5](#).
- 11:** Matching applies to rising edge rate for CKx and falling edge rate for CK#x. It is measured using a ± 75 mV window centered on the median cross point where CKx rising meets CK#x falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of CKx should be compared to the Fall Edge Rate of CK#x the maximum allowed difference should not exceed 20% of the slowest edge rate. See [Figure 4-3](#).

TABLE 4-13: HCSL (PCIE) JITTER PERFORMANCE FOR VDDO = 3.3V

Note 1

Parameter	Symbol	Min	Typ.	Max	Units	Condition
Additive Jitter as per PCIe 1.0 (1.5 MHz to 22 MHz)	$T_{JPCIe_1.0}$	—	99	122	f_{SRMS}	Input clock: 100 MHz
Additive Jitter as per PCIe 2.0 high band (1.5 MHz to 50 MHz)	$T_{JPCIe_2.0_High}$	—	98	120	f_{SRMS}	Input clock: 100 MHz
Additive Jitter as per PCIe 2.0 low band (10 kHz to 1.5 MHz)	$T_{JPCIe_2.0_Low}$	—	26	36	f_{SRMS}	Input clock: 100 MHz
Additive Jitter as per PCIe 2.0 mid band (5 MHz to 16 MHz)	$T_{JPCIe_2.0_Mid}$	—	77	94	f_{SRMS}	Input clock: 100 MHz
Additive Jitter as per PCIe 3.0 (PLL_BW = 2 to 5 MHz, CDR = 10 MHz)	$T_{JPCIe_3.0}$	—	24	30	f_{SRMS}	Input clock: 100 MHz
Additive Jitter as per PCIe 4.0 (PLL_BW = 2 to 5 MHz, CDR = 10 MHz)	$T_{JPCIe_4.0}$	—	24	30	f_{SRMS}	Input clock: 100 MHz
Additive Jitter as per PCIe 5.0 (PLL_BW = 0.5 to 1.8 MHz, CDR for 32 GT/s CC)	$T_{JPCIe_5.0}$	—	10	12	f_{SRMS}	Input clock: 100 MHz
Additive Jitter as per PCIe 6.0 (PLL_BW = 0.5 MHz to 1 MHz, CDR for 64 GT/s CC)	$T_{JPCIe_6.0}$	—	8	10	f_{SRMS}	Input clock: 100 MHz

TABLE 4-13: HCSL (PCIE) JITTER PERFORMANCE FOR VDDO = 3.3V (CONTINUED)

Additive Jitter as per PCIe 7.0 (PLL_BW = 0.35 MHz to 0.7 MHz, CDR for 128 GT/s CC)	$T_{JPCIE_7.0}$	—	5.2	6.7	f_{SRMS}	Input clock: 100 MHz
Additive jitter as per Intel QPI 9.6 Gbps	T_{JQPI}	—	45	55	f_{SRMS}	Input clock: 100 MHz
Additive RMS jitter in 1 MHz to 20 MHz band	$T_{J_1M_20M}$	—	64	75	f_{SRMS}	Input clock: 100 MHz
			48	60	f_{SRMS}	Input clock: 133 MHz
			26	33	f_{SRMS}	Input clock: 400 MHz
			25	32	f_{SRMS}	Input clock: 491.52 MHz
Additive RMS jitter in 12 kHz to 20 MHz band	$T_{J_12k_20M}$	—	68	83	f_{SRMS}	Input clock: 100 MHz
			52	66	f_{SRMS}	Input clock: 133 MHz
			31	43	f_{SRMS}	Input clock: 400 MHz
			30	43	f_{SRMS}	Input clock: 491.52 MHz
Noise floor	N_F	—	-163	-161	dBc/Hz	Input clock: 100 MHz
			-164	-162	dBc/Hz	Input clock: 133 MHz
			-160	-158	dBc/Hz	Input clock: 400 MHz
			-158	-155	dBc/Hz	Input clock: 491.52 MHz

Note 1: Values are over recommended operating conditions.

TABLE 4-14: HCSL (PCIE) JITTER PERFORMANCE FOR VDDO = 2.5V

Note 1						
Parameter	Symbol	Min	Typ.	Max	Units	Condition
Additive Jitter as per PCIe 1.0 (1.5 MHz to 22 MHz)	$T_{JPCIE_1.0}$	—	86	110	f_{SRMS}	Input clock: 100 MHz
Additive Jitter as per PCIe 2.0 high band (1.5 MHz to 50 MHz)	$T_{JPCIE_2.0_High}$	—	85	108	f_{SRMS}	Input clock: 100 MHz
Additive Jitter as per PCIe 2.0 low band (10 kHz to 1.5 MHz)	$T_{JPCIE_2.0_Low}$	—	23	38	f_{SRMS}	Input clock: 100 MHz
Additive Jitter as per PCIe 2.0 mid band (5 MHz to 16 MHz)	$T_{JPCIE_2.0_Mid}$	—	67	85	f_{SRMS}	Input clock: 100 MHz
Additive Jitter as per PCIe 3.0 (PLL_BW = 2 to 5 MHz, CDR = 10 MHz)	$T_{JPCIE_3.0}$	—	21	27	f_{SRMS}	Input clock: 100 MHz
Additive Jitter as per PCIe 4.0 (PLL_BW = 2 to 5 MHz, CDR = 10 MHz)	$T_{JPCIE_4.0}$	—	21	27	f_{SRMS}	Input clock: 100 MHz
Additive Jitter as per PCIe 5.0 (PLL_BW = 0.5 to 1.8 MHz, CDR for 32 GT/s CC)	$T_{JPCIE_5.0}$	—	8	11	f_{SRMS}	Input clock: 100 MHz
Additive Jitter as per PCIe 6.0 (PLL_BW = 0.5 MHz to 1 MHz, CDR for 64 GT/s CC)	$T_{JPCIE_6.0}$	—	7	9	f_{SRMS}	Input clock: 100 MHz
Additive Jitter as per PCIe 7.0 (PLL_BW = 0.35 MHz to 0.7 MHz, CDR for 128 GT/s CC)	$T_{JPCIE_7.0}$	—	4.5	6.7	f_{SRMS}	Input clock: 100 MHz
Additive jitter as per Intel QPI 9.6 Gbps	T_{JQPI}	—	40	50	f_{SRMS}	Input clock: 100 MHz

TABLE 4-14: HCSL (PCIE) JITTER PERFORMANCE FOR VDDO = 2.5V

Additive RMS jitter in 1 MHz to 20 MHz band	$T_{J_1M_20M}$	—	56	70	f_{SRMS}	Input clock: 100 MHz
			45	58	f_{SRMS}	Input clock: 133 MHz
			25	34	f_{SRMS}	Input clock: 400 MHz
			25	32	f_{SRMS}	Input clock: 491.52 MHz
Additive RMS jitter in 12 kHz to 20 MHz band	$T_{J_12k_20M}$	—	60	77	f_{SRMS}	Input clock: 100 MHz
			49	65	f_{SRMS}	Input clock: 133 MHz
			30	45	f_{SRMS}	Input clock: 400 MHz
			30	43	f_{SRMS}	Input clock: 491.52 MHz
Noise floor	N_F	—	-164	-161	dBc/Hz	Input clock: 100 MHz
			-164	-162	dBc/Hz	Input clock: 133 MHz
			-160	-158	dBc/Hz	Input clock: 400 MHz
			-158	-155	dBc/Hz	Input clock: 491.52 MHz

Note 1: Values are over recommended operating conditions.




FIGURE 4-1: Single-Ended Measurement Points for Absolute Cross Point and Swing.




FIGURE 4-2: Single-Ended Measurement Points for Delta Cross Point.




FIGURE 4-3: Single-Ended Measurement Points for Rise and Fall Time Matching.




FIGURE 4-4: Differential Measurement Points for Rise and Fall Time.




FIGURE 4-5: Differential Measurement Points for Ringback.




FIGURE 4-6: PCIe Test Circuit.

TABLE 4-15: LVPECL OUTPUT PHASE NOISE WITH 25 MHZ XTAL

Note 1

Parameter	Symbol	Min	Typ.	Max	Units	Condition
Jitter RMS in 12 kHz to 5 MHz band	$T_{J_12M_5M}$	—	265	—	fs	$V_{DD} = 3.3V, V_{DDO} = 3.3V$
		—	213	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V$
Noise floor	N_F	—	-102	—	dBc/Hz	$V_{DD} = 3.3V, V_{DDO} = 3.3V @100\text{ Hz}$
		—	-127	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @1\text{ kHz}$
		—	-153	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @10\text{ kHz}$
		—	-158	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @100\text{ kHz}$
		—	-158	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @1\text{ MHz}$
		—	-158	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @5\text{ MHz}$
		—	-96	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @100\text{ Hz}$
		—	-122	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @1\text{ kHz}$
		—	-151	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @10\text{ kHz}$
		—	-160	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @100\text{ kHz}$
		—	-160	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @1\text{ MHz}$
		—	-160	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @5\text{ MHz}$

Note 1: Values are over recommended operating conditions.

ZL40268

TABLE 4-16: LVDS OUTPUT PHASE NOISE WITH 25 MHZ XTAL

Note 1

Parameter	Symbol	Min	Typ.	Max	Units	Condition
Jitter RMS in 12 kHz to 5 MHz band	$T_{J_12M_5M}$	—	172	—	fs	$V_{DD} = 3.3V, V_{DDO} = 3.3V$
		—	177	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V$
Noise floor	N_F	—	-102	—	dBc/Hz	$V_{DD} = 3.3V, V_{DDO} = 3.3V @100\text{ Hz}$
		—	-126	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @1\text{ kHz}$
		—	-153	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @10\text{ kHz}$
		—	-160	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @100\text{ kHz}$
		—	-161	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @1\text{ MHz}$
		—	-160	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @5\text{ MHz}$
		—	-96	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @100\text{ Hz}$
		—	-123	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @1\text{ kHz}$
		—	-152	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @10\text{ kHz}$
		—	-161	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @100\text{ kHz}$
		—	-161	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @1\text{ MHz}$
		—	-160	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @5\text{ MHz}$

Note 1: Values are over recommended operating conditions.

TABLE 4-17: HCSSL OUTPUT PHASE NOISE WITH 25 MHZ XTAL

Note 1

Parameter	Symbol	Min	Typ.	Max	Units	Condition
Jitter RMS in 12 kHz to 5 MHz band	$T_{J_12M_5M}$	—	235	—	fs	$V_{DD} = 3.3V, V_{DDO} = 3.3V$
		—	143	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V$
Noise floor	N_F	—	-102	—	dBc/Hz	$V_{DD} = 3.3V, V_{DDO} = 3.3V @100\text{ Hz}$
		—	-126	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @1\text{ kHz}$
		—	-153	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @10\text{ kHz}$
		—	-158	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @100\text{ kHz}$
		—	-159	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @1\text{ MHz}$
		—	-158	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @5\text{ MHz}$
		—	-97	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @100\text{ Hz}$
		—	-123	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @1\text{ kHz}$
		—	-153	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @10\text{ kHz}$
		—	-162	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @100\text{ kHz}$
		—	-162	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @1\text{ MHz}$
		—	-163	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @5\text{ MHz}$

Note 1: Values are over recommended operating conditions.

TABLE 4-18: LVDS OUTPUT PHASE NOISE WITH 125 MHZ XTAL

Note 1

Parameter	Symbol	Min	Typ.	Max	Units	Condition
Jitter RMS in 12 kHz to 5 MHz band	$T_{J_12M_5M}$	—	74	—	fs	$V_{DD} = 3.3V, V_{DDO} = 3.3V$
		—	75	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V$
Noise floor	N_F	—	-93	—	dBc/Hz	$V_{DD} = 3.3V, V_{DDO} = 3.3V @100\text{ Hz}$
		—	-124	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @1\text{ kHz}$
		—	-145	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @10\text{ kHz}$
		—	-155	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @100\text{ kHz}$
		—	-159	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @1\text{ MHz}$
		—	-159	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @5\text{ MHz}$
		—	-161	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @10\text{ MHz}$
		—	-162	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @20\text{ MHz}$
		—	-95	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @100\text{ Hz}$
		—	-124	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @1\text{ kHz}$
		—	-144	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @10\text{ kHz}$
		—	-155	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @100\text{ kHz}$
		—	-159	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @1\text{ MHz}$
		—	-159	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @5\text{ MHz}$
		—	-161	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @10\text{ MHz}$
		—	-161	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @20\text{ MHz}$

Note 1: Values are over recommended operating conditions.

TABLE 4-19: HCSSL OUTPUT PHASE NOISE WITH 125 MHZ XTAL

Note 1

Parameter	Symbol	Min	Typ.	Max	Units	Condition
Jitter RMS in 12 kHz to 5 MHz band	$T_{J_12M_5M}$	—	60	—	fs	$V_{DD} = 3.3V, V_{DDO} = 3.3V$
		—	63	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V$
Noise floor	N_F	—	-93	—	dBc/Hz	$V_{DD} = 3.3V, V_{DDO} = 3.3V @100\text{ Hz}$
		—	-125	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @1\text{ kHz}$
		—	-145	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @10\text{ kHz}$
		—	-156	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @100\text{ kHz}$
		—	-161	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @1\text{ MHz}$
		—	-160	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @5\text{ MHz}$
		—	-163	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @10\text{ MHz}$
		—	-163	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @20\text{ MHz}$
		—	-94	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @100\text{ Hz}$
		—	-124	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @1\text{ kHz}$
		—	-144	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @10\text{ kHz}$
		—	-156	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @100\text{ kHz}$
		—	-161	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @1\text{ MHz}$
		—	-160	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @5\text{ MHz}$
		—	-163	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @10\text{ MHz}$
		—	-163	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @20\text{ MHz}$

Note 1: Values are over recommended operating conditions.

TABLE 4-20: LVPECL OUTPUT PHASE NOISE WITH 156.25 MHZ XTAL

Note 1

Parameter	Symbol	Min	Typ.	Max	Units	Condition
Jitter RMS in 12 kHz to 5 MHz band	$T_{J_12M_5M}$	—	49	—	fs	$V_{DD} = 3.3V, V_{DDO} = 3.3V$
		—	53	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V$
Noise floor	N_F	—	-86	—	dBc/Hz	$V_{DD} = 3.3V, V_{DDO} = 3.3V @100 Hz$
		—	-117	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @1 kHz$
		—	-141	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @10 kHz$
		—	-153	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @100 kHz$
		—	-160	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @1 MHz$
		—	-163	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @5 MHz$
		—	-163	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @10 MHz$
		—	-164	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @20 MHz$
		—	-85	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @100 Hz$
		—	-119	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @1 kHz$
		—	-142	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @10 kHz$
		—	-154	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @100 kHz$
		—	-160	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @1 MHz$
		—	-162	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @5 MHz$
		—	-163	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @10 MHz$
		—	-163	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @20 MHz$

Note 1: Values are over recommended operating conditions.

TABLE 4-21: LVDS OUTPUT PHASE NOISE WITH 156.25 MHZ XTAL

Note 1

Parameter	Symbol	Min	Typ.	Max	Units	Condition
Jitter RMS in 12 kHz to 5 MHz band	$T_{J_12M_5M}$	—	53	—	fs	$V_{DD} = 3.3V, V_{DDO} = 3.3V$
		—	55	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V$
Noise floor	N_F	—	-85	—	dBc/Hz	$V_{DD} = 3.3V, V_{DDO} = 3.3V @100 Hz$
		—	-118	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @1 kHz$
		—	-143	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @10 kHz$
		—	-160	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @100 kHz$
		—	-160	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @1 MHz$
		—	-162	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @5 MHz$
		—	-163	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @10 MHz$
		—	-163	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @20 MHz$
		—	-87	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @100 Hz$
		—	-119	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @1 kHz$
		—	-142	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @10 kHz$
		—	-154	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @100 kHz$
		—	-159	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @1 MHz$
		—	-162	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @5 MHz$
		—	-162	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @10 MHz$
		—	-162	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @20 MHz$

Note 1: Values are over recommended operating conditions.

TABLE 4-22: HCSSL OUTPUT PHASE NOISE WITH 156.25 MHZ XTAL

Note 1

Parameter	Symbol	Min	Typ.	Max	Units	Condition
Jitter RMS in 12 kHz to 5 MHz band	$T_{J_12M_5M}$	—	48	—	fs	$V_{DD} = 3.3V, V_{DDO} = 3.3V$
		—	50	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V$
Noise floor	N_F	—	-85	—	dBc/Hz	$V_{DD} = 3.3V, V_{DDO} = 3.3V @100 Hz$
		—	-117	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @1 kHz$
		—	-143	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @10 kHz$
		—	-155	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @100 kHz$
		—	-161	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @1 MHz$
		—	-163	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @5 MHz$
		—	-164	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @10 MHz$
		—	-164	—		$V_{DD} = 3.3V, V_{DDO} = 3.3V @20 MHz$
		—	-86	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @100 Hz$
		—	-119	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @1 kHz$
		—	-142	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @10 kHz$
		—	-154	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @100 kHz$
		—	-160	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @1 MHz$
		—	-163	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @5 MHz$
		—	-163	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @10 MHz$
		—	-163	—		$V_{DD} = 2.5V, V_{DDO} = 2.5V @20 MHz$

Note 1: Values are over recommended operating conditions.

TABLE 4-23: I²C BUS ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Min	Typ.	Max	Units	Condition
Nominal Bus Voltage	$V_{DDI}^{I^2C}$	2.375	—	5.5	V	Note 1
Input Low Voltage	V_{IL}	—	—	0.7	V	—
Input High Voltage	V_{IH}	1.5	—	$V_{DDI}^{I^2C}$	V	—
Output Low Voltage	V_{OL}	—	—	0.4	V	At $I_{PULLUP(MAX)}$
Input Leakage Current	I_{LEAK}	—	—	±10	µA	—
Current sinking at $V_{OL(MAX)}$	I_{PULLUP}	4	—	—	mA	—
Pin Capacitive Load	C_L	—	—	1	pF	—
Signal noise immunity from 10 MHz to 100 MHz	V_{NOISE}	300	—	—	mV _{PP}	—
Noise spike suppression time	T_{SPIKE}	0	—	50	ns	Note 3
I ² C Bus Operating Frequency	F_{I^2C}	0	—	400	kHz	—
Bus free time between Stop and Start Condition	T_{BUF}	1.3	—	—	µs	—
Hold time after (Repeated) Start Condition. After this period, the first clock is generated	$T_{HD:STA}$	0.6	—	—	µs	—
Repeated Start Condition setup time	$T_{SU:STA}$	0.6	—	—	µs	—
Stop Condition setup time	$T_{SU:STO}$	0.6	—	—	µs	—
Data hold time	$T_{HD:DAT}$	0	—	0.9	µs	Note 4
Data setup time	$T_{SU:DAT}$	100	—	—	ns	—

ZL40268

TABLE 4-23: I²C BUS ELECTRICAL CHARACTERISTICS

Clock low period	T _{LOW}	1.3	—	—	μs	—
Clock high period	T _{HIGH}	0.6	—	—	μs	—
Clock/Data Fall Time	T _F	20 + 0.1*Cb	—	250	ns	Note 2
Clock/Data Rise Time	T _R	20 + 0.1*Cb	—	250	ns	Note 2

Note 1: 3V to 5V ±10%.

2: Rise and fall time is defined as follows:

a) $T_R = (V_{IL(MAX)} - 0.15) \text{ to } (V_{IH(MIN)} + 0.15)$

b) $T_F = (V_{IH(MIN)} - 0.15) \text{ to } (V_{IL(MAX)} + 0.15)$

3: Devices must provide a means to reject noise spikes of a duration up to the maximum specified value.

4: The maximum hold time has to be less than the maximum data valid or data valid acknowledge time as per Table 10, note [4] of I²C bus Rev. 6 specification.




FIGURE 4-7: I²C Bus Timing.

THERMAL SPECIFICATIONS


Parameter	Symbol	Condition	Value	Units
Maximum Ambient Temperature	T _A	—	85	°C
Maximum Junction Temperature	T _{J(MAX)}	—	125	°C
Package Thermal Resistance, 7x7 QFN 48-Lead				
Junction to Ambient Thermal Resistance Note 1	θ _{JA}	Still air	20.3	°C/W
		1m/s airflow	16.6	°C/W
		2.5 m/s airflow	14.8	°C/W
Junction to Board Thermal Resistance	θ _{JB}	—	6.6	°C/W
Junction to Case Thermal Resistance	θ _{JC}	—	12.4	°C/W
Junction to Pad Thermal Resistance Note 2	θ _{JP}	Still air	3.6	°C/W
Junction to Top-Center Thermal Characterization Parameter	ψ _{JT}	Still air	0.2	°C/W

Note 1: Theta-JA (θ_{JA}) is the thermal resistance from junction to ambient when the package is mounted on an 8-layer JEDEC standard test board and dissipating maximum power.

2: Theta-JP (θ_{JP}) is the thermal resistance from junction to the center exposed pad on the bottom of the package).

5.0 PACKAGE OUTLINE

5.1 Package Marking Information



Legend:	XX...X	Product code or customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC® designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
	•, ▲, ▼	Pin one index is identified by a dot, delta up, or delta down (triangle mark).
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.	
	Underbar (¯) and/or Overbar (¯) symbol may not be to scale.	


Note: If the full seven-character YYWWNNN code cannot fit on the package, the following truncated codes are used based on the available marking space: 6 Characters = YWWNNN; 5 Characters = WWNNN; 4 Characters = WNNN; 3 Characters = NNN; 2 Characters = NN; 1 Character = N.

ZL40268

48-LEAD QFN 7 MM X 7 MM PACKAGE OUTLINE AND RECOMMENDED LAND PATTERN

48-Lead Plastic Quad Flat, No Lead Package (5E) - 7x7 mm Body [QFN], 0.40 mm Terminals With 5.1x5.1 mm Exposed Pad; Punch Singulated, Dimpled Terminals

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-242Rev B Sheet 1 of 2

48-LEAD QFN 7 MM X 7 MM PACKAGE OUTLINE AND RECOMMENDED LAND PATTERN

48-Lead Plastic Quad Flat, No Lead Package (5E) - 7x7 mm Body [QFN], 0.40 mm Terminals With 5.1x5.1 mm Exposed Pad; Punch Singulated, Dimpled Terminals

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



DETAIL A

DETAIL B

TERMINAL DIMPLES

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Number of Pins	N	48		
Pitch	e	0.50 BSC		
Overall Height	A	0.80	0.85	0.90
Standoff	A1	0.00	0.01	0.05
Mold Cap Height	A2	0.60	0.65	0.70
Terminal Thickness	(A3)	0.20 REF		
Overall Width	E	7.00 BSC		
Molded Top Width	E1	6.75 BSC		
Exposed Pad Width	E2	5.00	5.10	5.20
Overall Length	D	7.00 BSC		
Molded Top Length	D1	6.75 BSC		
Exposed Pad Length	D2	5.00	5.10	5.20
Corner Chamfer	P	0.24	0.42	0.60
Terminal Width	b	0.20	0.25	0.30
Terminal Dimple Width	b1	0.10	0.15	0.20
Terminal Length	L	0.30	0.40	0.50
Terminal Dimple Length (side)	L1	0.05	0.15	0.25
Terminal Dimple Length (bottom)	L2	0.05	0.10	0.15
Terminal-to-Exposed-Pad	K	0.20	-	-
Mold Draft Angle	θ	0°	-	12°

Notes:


- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Package is punch singulated
- Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-242 Rev B Sheet 2 of 2

48-LEAD QFN 7 MM X 7 MM PACKAGE OUTLINE AND RECOMMENDED LAND PATTERN

48-Lead Plastic Quad Flat, No Lead Package (5E) - 7x7 mm Body [QFN], 0.40 mm Terminals With 5.1x5.1 mm Exposed Pad; Punch Singulated, Dimpled Terminals

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Optional Center Pad Width	X2			5.20
Optional Center Pad Length	Y2			5.20
Contact Pad Spacing	C1		6.90	
Contact Pad Spacing	C2		6.90	
Contact Pad Width (X20)	X1			0.30
Contact Pad Length (X20)	Y1			0.85
Contact Pad to Center Pad (X20)	G1	0.20		
Thermal Via Diameter	V		0.33	
Thermal Via Pitch	EV		1.20	

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2242 Rev B

NOTES:

APPENDIX A: DATA SHEET REVISION HISTORY

TABLE A-1: REVISION HISTORY

Revision	Section/Figure/Entry	Correction
DS20006412A (09-11-2020)	—	Converted Microsemi data sheet ZL40268 to Microchip DS20006412A. Minor text changes throughout.
DS20006412B (01-29-2021)	Table 1-1	Updated descriptions for Pins 42 and 43.
DS20006412C (02-03-2021)	Table 1-1	Updated Pin Names for Pins 42 and 43.
DS20006412D (03-27-2023)	Various	Updated Figure 2-1 and Figure 2-7 and removed the “Detect Clock Low Timeout” row from Table 4-23 . Updated Package Marking Information with MSCC logo instead of MCHP logo. Also changed all instances of master/slave to host/client and corrected TOC page numbers.
DS20006412E (08-06-2025)	Table 4-4	Added Note 4 to the Input Duty Cycle information.
	Global	Minor text edits throughout.
	Features	Updated PCIe Gen support to add Gen 6
	Table 4-13	Added PCIe Gen 6 data and Jitter data for 491.52 MHz input clock.
	Table 4-14	Added PCIe Gen 6 data and Jitter data for 491.52 MHz input clock.
DS20006412F (09-24-2025)	Applications	Added support information for PCIe Gen 7.
	Table 4-13	Added performance values for PCIe Gen 7.
	Table 4-14	Added performance values for PCIe Gen 7.

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO.</u>	<u>XX</u>	<u>X</u>	<u>XX</u>	<u>X</u>
Device	Chip Carrier Type	Package	Media Type	Finish
Device:	ZL40268: Low Skew, Low Additive Jitter 8 Output HCSSL/LVDS/ LVPECL Fanout Buffer with Per Enable Control			
Chip Carrier Type:	L =	Leadless Chip Carrier		
Package:	D =	48-Lead QFN Package		
Media Type:	G =	260/Tray with Bake and Dry Pack		
	F =	3,000/Tape & Reel with Bake and Dry Pack		
Finish:	1 =	Pb-Free with Matte Sn Lead Finish Equating to RoHS e3		

Examples:

a) ZL40268LDG1: Low Skew, Low Additive Jitter, Leadless Chip Carrier, 48-Lead QFN Package, 260/Tray with Bake and Dry Pack and Pb Free with Matte Sn Lead Finish Equating to RoHS e3

b) ZL40268LDF1: Low Skew, Low Additive Jitter, Leadless Chip Carrier, 48-Lead QFN Package, 3,000/Reel with Bake and Dry Pack and Pb Free with Matte Sn Lead Finish Equating to RoHS e3

Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

ZL40268

NOTES:

Microchip Information

Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at <https://www.microchip.com/en-us/about/legalinformation/microchip-trademarks>.

ISBN: 979-8-3371-2062-1

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.