



The Future of Analog IC Technology®

MP62550/MP62551

Precision 60mA-1.7A Programmable Current-Limited Power Distribution Switch

DESCRIPTION

MP62550/MP62551 Power Distribution Switch is designed for precision current limiting and provides up to 1.5A continuous output current. It offers programmable current limit between 60mA and 1.7A (typ) with $\pm 10\%$ accuracy by an external resistor. The switch includes an 88m Ω N-channel Power MOSFET and operates from 2.5V to 5.5V input voltage.

The device has built-in protection for both over current and increased thermal stress. For over current, the device will limit the current by changing to a constant current mode. It will shutdown when its internal temperature reaches unsafe levels and recover once the device temperature reduces approx 10°C.

It provides built-in soft-start which controls the rise and fall times of the output voltage to limit the initial inrush current and voltage surges.

The reverse-voltage protection feature turns off the MOSFET to protect the device.

The $\overline{\text{FLAG}}$ output will report a fail mode (low level) when over current or over temperature is encountered. The $\overline{\text{FLAG}}$ will not change state when the input UVLO is triggered.

The MP62550/MP62551 is available in space saving 6-pin TQFN 2x2mm package and TSOT23-6 package.

FEATURES


- Up to 1.5A Continuous Output Current
- $\pm 10\%$ Current-Limit Accuracy
- Adjustable Current-Limit, 60mA -1700mA (typ)
- Fast Over-current Response 2 μ s (typ)
- 2.5V to 5.5V Supply Range
- 88m Ω MOSFET (TQFN Package)
- 1.5 μ A Maximum Standby Supply Current
- Reverse Input-Output Voltage Protection
- Built-in Soft-Start
- Thermal-Shutdown Protection
- Automatic-on after Fault Removed
- Under-Voltage Lockout
- Deglitched Fault Report
- $\overline{\text{FLAG}}$ won't Change State at Input UVLO Transition
- Bidirectional Fault Deglitch Time
- Active Low & Active High Options

APPLICATIONS

- Smart Phone and PDA
- Portable GPS Device
- Notebook PC
- Set-top-box
- Telecom and Network Systems
- PC Card Hot Swap
- USB Power Distribution

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION



ORDERING INFORMATION

Part Number*	Enable	Switch	Maximum Continuous Load Current	Package	Top Marking	Free Air Temperature (T _A)
MP62550DGT	Active Low	Single	1.5A	TQFN6 (2x2mm)	5Y	-40°C to +85°C
MP62551DGT	Active High			TQFN6 (2x2mm)	AJ	
MP62550DJ	Active Low	Single	1.5A	TSOT23-6	5Y	-40°C to +85°C
MP62551DJ	Active High			TSOT23-6	AAN	

* For Tape & Reel, add suffix -Z (e.g. MP62551DGT-Z).
For RoHS compliant packaging, add suffix -LF (e.g. MP62551DGT-LF-Z)

PACKAGE REFERENCE

TOP VIEW OUT 1, ILIM 2, FLAG 3, IN 6, GND 5, EN 4 EXPOSED PAD ON BACKSIDE TQFN6 (2x2mm)	TOP VIEW IN 1, GND 2, EN 3, OUT 6, ILIM 5, FLAG 4 TSOT23-6
MP62550/MP62551 Single-Channel (EN active low for MP62550)	

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

IN to GND.....	-0.3V to +6.5V
ILIM, EN, $\overline{\text{FLAG}}$, OUT to GND.....	-0.3V to +6.5V
R _{ILIM} Range (1%).....	12.4kΩ to 210kΩ
Continuous Power Dissipation (T _A = +25°C) ⁽²⁾	
TQFN(2x2)-6.....	1.56W
TSOT23-6.....	0.57W
Lead Temperature.....	260°C
Storage Temperature.....	-65°C to +150°C
Maximum Junction Temp. (T _J).....	+125°C

Thermal Resistance ⁽³⁾	θ_{JA}	θ_{JC}
TQFN6 (2x2mm).....	80	16...
TSOT23-6.....	220	110..

Notes:

- Exceeding these ratings may damage the device.
- The maximum allowable power dissipation is a function of the maximum junction temperature T_J(MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D(MAX)=(T_J(MAX)-T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- Measured on JE51-7, 4-layer PCB.

ELECTRICAL CHARACTERISTICS

$T_A = +25^\circ\text{C}$, $2.5\text{V} \leq V_{IN} \leq 5.5\text{V}$, $12.4\text{k}\Omega \leq R_{ILIM} \leq 210\text{k}\Omega$, $R_{FLAG} = 10\text{k}\Omega$, unless otherwise noted.

Parameters	Symbol	Test Conditions		Min	Typ	Max	Units
IN Voltage Range	V _{IN}			2.5		5.5	V
FET On_Resistance	R _{DS(on)}	V _{IN} =5V, I _{OUT} =100mA -40°C≤T _A ≤+85°C	TQFN2x2-6		88	135	mΩ
			TSOT23-6		100	135	
Supply Current	I _{IN_ON}	Device Enabled, V _{OUT} =float, V _{IN} =5.5V			125	145	μA
Shutdown Current	I _{IN_OFF}	Device Disabled, V _{OUT} =float, V _{IN} =5.5V				1.5	μA
Reverse Leakage Current	I _{REV}	V _{IN} =0V, V _{OUT} =5.5V			0.01	1	μA
Current Limit (See Figure 2)	I _{OS}	R _{LIM} =13kΩ	-40°C≤T _A ≤85°C, OUT connected to GND	1530	1700	1870	mA
		R _{LIM} =20kΩ		960	1190	1360	
		R _{LIM} =49.9kΩ		450	510	570	
		R _{LIM} =210kΩ		105	135	166	
		ILIM Shorted to IN		45	60	85	
Short Current Response Time	T _{IOS}	V _{IN} =5V (See Figure 2)			2		μs
Under-voltage Lockout	INUV _{VTH}	V _{IN} Rising Edge			2.25	2.45	V
Under-voltage Hysteresis	INUV _{HYS}				130		mV
EN Input Logic High Voltage	VIH _{EN}			1.1			V
EN Input Logic Low Voltage	VIL _{EN}					0.66	V
EN Input Leakage Current	I _{EN}	V _{EN} =0-5.5V		-0.5		0.5	μA
FLAG Output Logic Low Voltage	V _{OL}	I _{FLAG} =1mA				180	mV
FLAG Output High Leakage Current	I _{FLAG_OFF}	V _{FLAG} =5.5V				1	μA
FLAG Deglitch Time	T _{FLAG_DEG}	Delay time for assertion or de-assertion due to over-current condition		3.5	7.5	10	ms
Reverse-Voltage Comparator Trip Point (V _{OUT} – V _{IN})	V _{R_TRIP}				135		mV
Time from Reverse-Voltage to MOSFET Turn Off	T _{R_RES}	V _{IN} =5V			5		ms

ELECTRICAL CHARACTERISTICS ⁽⁴⁾ (continued)

T_A=+25°C, 2.5V≤V_{IN}≤5.5V, 12.4kΩ≤R_{ILIM}≤210kΩ, R_{FLAG}=10kΩ, unless otherwise noted.

Parameters	Symbol	Test Conditions		Min	Typ	Max	Units
Thermal Shutdown Threshold	T _J			155			°C
Thermal Shutdown Threshold in Current-Limit Condition	T _{J_CL}			135			°C
Thermal Shutdown Hysteresis	T _{J_HYS}				10		°C
V _{OUT} Rising Time	T _r ⁽⁵⁾	R _{LOAD} =100Ω, C _{LOAD} =1μF	V _{IN} =5.5V		0.5	1.5	ms
			V _{IN} =2.5V		0.75		
V _{OUT} Falling Time	T _f ⁽⁶⁾	R _{LOAD} =100Ω, C _{LOAD} =1μF	V _{IN} =5.5V	0.1		0.4	
			V _{IN} =2.5V	0.1		0.4	
Turn On Time	T _{on} ⁽⁷⁾	R _{LOAD} =100Ω, C _{LOAD} =100μF				3	ms
Turn Off Time	T _{off} ⁽⁸⁾					30	

Notes:

- 4) Production test at +25°C. Specifications over the temperature range are guaranteed by design and characterization.
- 5) Measured from 10% to 90% output signal.
- 6) Measured from 90% to 10% output signal.
- 7) Measured from 50% EN signal to 90% output signal.
- 8) Measured from 50% EN signal to 10% output signal.

PIN FUNCTIONS

TQFN6 ⁽⁹⁾ Pin #	TSOT23 Pin #	Name	I/O	Description
1	6	OUT	O	Switch output. The V_{OUT} of the internal power FET and output terminal of the IC.
2	5	ILIM	O	External resistor used to set current-limit, recommended $12.4k\Omega \leq R_{ILIM} \leq 210k\Omega$.
3	4	$\overline{\text{FLAG}}$	O	Fault status. Logic Low when over-current, over-temperature. Open Drain.
4	3	EN	I	Enable input. Active Low: (MP62550), Active High: (MP62551).
5	2	GND		Ground. Externally connected to PAD.
6	1	IN	I	Input Voltage. Accepts 2.5V to 5.5V input.
PAD		PAD		Internally connected to GND. Used to heat-sink the part to the circuit board traces. Connect PAD to GND pin externally.

Notes:

9) The part has thermal pad on the backside and the pad is GND.

PARAMETER MEASUREMENT INFORMATION




Figure 1: Definition of T_r , T_f , T_{on} , and T_{off}





Figure 2: Short Circuit Response Time

BLOCK DIAGRAM




* EN is active low for MP62550

Figure 3: Function Block Diagram


TYPICAL PERFORMANCE CHARACTERISTICS

$V_{IN}=5V$, $R_{ILIM}=20k\Omega$, $R_{FLAG}=10k\Omega$, $C_{OUT}=100\mu F$, $T_A=+25^\circ C$, unless otherwise noted.


Supply Current, Output Enabled vs. Input Voltage




Supply Current, Output Disabled vs. Input Voltage




Static Drain-Source On-State Resistance vs. Input Voltage




Input to Output Voltage vs. Load Current




Static Drain-Source On-State Resistance Variation vs. Ambient Temperature



Current Limit vs. Input Voltage



Short Circuit Response Time vs. Peak Current




TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{IN}=5V$, $R_{ILIM}=20k\Omega$, $R_{FLAG}=10k\Omega$, $C_{OUT}=100\mu F$, $T_A=+25^\circ C$, unless otherwise noted.


Turn on Time and Rise Time

$V_{IN}=5V$, $R_{ILIM}=20k\Omega$,
 $R_{OUT}=5\Omega$, $C_{OUT}=100\mu F$




Turn off Time and Fall Time

$V_{IN}=5V$, $R_{ILIM}=20k\Omega$,
 $R_{OUT}=5\Omega$, $C_{OUT}=100\mu F$




Device Enabled into Short-Circuit

$V_{IN}=5V$, $R_{ILIM}=20k\Omega$,
 $R_{OUT}=0\Omega$, $C_{OUT}=100\mu F$




1Ω Load Connected to Enabled Device

$V_{IN}=5V$, $R_{ILIM}=20k\Omega$,
 $R_{OUT}=1\Omega$, $C_{OUT}=100\mu F$




Full-Load to Short-Circuit Transient Response

$V_{IN}=5V$, $R_{ILIM}=20k\Omega$,
 $R_{OUT}=5\Omega$, $C_{OUT}=100\mu F$




Short-Circuit to Full-Load Recovery Response

$V_{IN}=5V$, $R_{ILIM}=20k\Omega$,
 $R_{OUT}=5\Omega$, $C_{OUT}=100\mu F$




No-Load to Short-Circuit Transient Response

$V_{IN}=5V$, $R_{ILIM}=20k\Omega$, $C_{OUT}=100\mu F$




Short-Circuit to No-Load Recovery Response

$V_{IN}=5V$, $R_{ILIM}=20k\Omega$, $C_{OUT}=100\mu F$



Reverse-Voltage Protection Response

$V_{IN}=5V$, $V_{OUT}=5.5V$, $R_{ILIM}=20k\Omega$,
 $R_{OUT}=10\Omega$




TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

$V_{IN}=5V$, $R_{ILIM}=20k\Omega$, $R_{FLAG}=10k\Omega$, $C_{OUT}=100\mu F$, $T_A=+25^\circ C$, unless otherwise noted.


Reverse-Voltage Protection Recovery

$V_{IN}=5V$, $V_{OUT}=5.5V$, $R_{ILIM}=20k\Omega$, $R_{OUT}=10\Omega$




Ramped Load on Enabled Device

$V_{IN}=5V$, $R_{ILIM}=20k\Omega$, $C_{OUT}=100\mu F$



Inrush Current with Different Load Capacitance

$V_{IN}=5V$, $R_{OUT}=5\Omega$, $V_{EN}=3.3V$, Start up by EN



DETAILED DESCRIPTION

The MP62550/MP62551 is a precision current-limit power distribution switch which can provide up to 1.5A continuous output current. It allows the user to program the current-limit between 60mA and 1.7A (typ) with $\pm 10\%$ accuracy via an external resistor connected between ILIM and GND pins.

The switch includes an N-channel power MOSFET and an internal charge pump to generate the gate driver voltage which is higher than input. The charge pump can work from input as low as 2.5V.

The device has built-in protection for both over current and increased thermal stress. For over current, the device will limit the current by changing to a constant current mode. It will shutdown when its internal temperature reaches unsafe levels and recover once the device temperature reduces approx 10°C.

It provides built-in soft-start which controls the rise and fall times of the output voltage to limit the initial inrush current and voltage surges.

The reverse-voltage protection feature turns off the MOSFET to protect the device.

The $\overline{\text{FLAG}}$ output will report a fail mode (low level) when over current or over temperature is encountered. The $\overline{\text{FLAG}}$ will not change state when the input UVLO is triggered.

Over Current

MP62550/MP62551 switches into to a constant-current mode when responding to over-current conditions. It ramps the output current to current limit value I_{OS} and reduces the output voltage accordingly. MP62550/MP62551 will be thermal cycles only if the over current condition stays long enough to trigger thermal protection.

Trigger over current protection for different overload conditions occurring in applications:

- 1) The output has been shorted or overloaded before the device is enabled or input applied. MP62550/MP62551 detects the short or overload and switches into constant-current mode immediately.
- 2) A short or an overload occurs after the device is enabled. The device responds to the over-

current condition within time T_{IOS} . The current-sense amplifier is overdriven, so high current may flow during this period of time and the internal current-limit MOSFET is disabled momentarily before the current-limit circuit can react. Then the current-sense amplifier recovers switches into constant-current mode. Similar to the previous case, the MP62550/MP62551 will limit the current to I_{OS} until the overload condition is removed or the device entering thermal cycle.

- 3) Output current has been gradually increased beyond the recommended operating current. The load current rises until the current-limit threshold is reached or until the thermal limit of the device is exceeded. The MP62550/MP62551 is capable of delivering current up to the current-limit without damaging the device.

Reverse-Voltage Protection

To prevent damage the device on the input side of MP62550/MP62551, the N-channel MOSFET will be turned off immediately whenever the output voltage exceeds the input voltage by 135mV (typ). There is an internal comparator which compares the voltage difference between drain and source of N-channel MOSFET. The reverse voltage protection circuit only activates when $R_{DS(on)} \times I_{Reverse} > 135\text{mV}$, that means there must be a temporary large reverse current from output to input that can trigger the reverse-voltage protection. After the comparator is triggered, the internal driver circuit starts to discharge the gate voltage via a constant current. It needs several milliseconds to fully turn off the N-channel MOSFET.

This protection could prevent significant current sinking into the input side.

The MP62550/MP62551 exist the protection mode and enter to normal state once the reverse-voltage condition is removed. No need to recycle the input power or enable logic.

There is no reverse current flow through the switch at the condition of 0V input and 5.5V output whatever the enable is high or low.

Flag Response

The $\overline{\text{FLAG}}$ pin is an open drain configuration. When over current or over temperature is encountered, $\overline{\text{FLAG}}$ will report a fail mode (low level).

For over current, 7.5ms deglitch time-out is needed. This is used to ensure that no false fault signal is reported. This internal deglitch circuit eliminates the need for components.

For over temperature, the $\overline{\text{FLAG}}$ pin is not deglitched.

The $\overline{\text{FLAG}}$ will not change state when the input UVLO is triggered.

Under-voltage Lockout (UVLO)

This circuit is used to monitor the input voltage to ensure that the MP62550/MP62551 is operating correctly. This UVLO circuit also ensures that there is no operation until the input voltage reaches the minimum spec. Built-in 130mV hysteresis prevents unwanted on/off power cycling due to input voltage drop from large current surges.

Enable

The logic pin disables the chip to reduce the supply current. Enable high activate the MP62551 while enable low activate the MP62550. The device will operate once the enable signal reaches the appropriate level. There is no hysteresis for enable pin. The input is compatible with both COMS and TTL.

Thermal Protection

The purpose of thermal protection is to prevent damage in the IC by allowing exceptive current to flow and heat the junction. The die temperature is internally monitored by two independent thermal sensing circuits until the thermal limit is reached. The first thermal sensor turns off the power switch when the die temperature exceeds 135°C (min) and the part is in current limit. The second thermal sensor turns off the power-switch when the die temperature exceeds 155°C (min) regardless of whether the switch is in current limit. Both two thermal sensors have built-in hysteresis. It will turn on the switch once it is cooled down 10°C approximately. MP62550/MP62551 continues to cycle off and on until the fault is removed.


APPLICATION INFORMATION

Power-Supply Considerations

Over 10µF capacitor between IN and GND is recommended. This precaution reduces power-supply transients that may cause ringing on the input and improves the immunity of the device to short-circuit transients.

In order to achieve smaller output load transient ripple, placing a high-value electrolytic capacitor on the output pin is recommended when the load is heavy.

A 0.01µF to 0.1µF ceramic bypassing capacitor is recommended to improve the immunity of the device to transient conditions and noise.



* EN is active low for MP62550

Figure 4: Application Circuit

Programming the Current-Limit

The current-limit is programmed via an external resistor from ILIM to GND. The recommended 1% resistor range of R_{ILIM} is $12.4k\Omega \leq R_{ILIM} \leq 210k\Omega$. The ILIM pin can be connected to IN to set the current-limit at its minimum level of 60mA (typ).

Figure 5 can be used to calculate the current limit value for a given ILIM resistor and also can be used to select ILIM resistor for a certain current limit.

In theory, the result of current limit multiplied by R_{ILIM} is a constant. But the internal amplifier has offset, as a result the current limit vs $1/R_{ILIM}$ is not linear at small programming resistor range. The theoretical current limit calculation formula is given as following:

$$I_{OS}(A) = \frac{18.818V}{R_{ILIM}^{0.9248} k\Omega}$$

Where: $12.4k\Omega \leq R_{ILIM} \leq 210k\Omega$.

For better accuracy current limit setting, Table1 and Figure5 are highly recommended. Those curve or data are provided basing on large amount experimental test results.

Table 1 shows the common R_{ILIM} vs. current limit data. 1% accuracy resistor is recommended for general applications. If a precision current limit is needed, it's better to use more tightly tolerance resistors, e.g. 0.5% or 0.1%. Resistor accuracy tolerance is not included in Table 1.

Table 1: Common R_{ILIM} Resistor Selections ⁽¹⁰⁾

1% Accuracy Resistor (kΩ)	Current Limit (A)
	IOS
12.4	1.749
13	1.700
15	1.533
15.8	1.467
16.9	1.370
18.2	1.293
20	1.190
21.5	1.130
23.2	1.053
26.1	0.947
28.7	0.861
32.4	0.772
37.4	0.650
43.2	0.579
49.9	0.510
52.3	0.495
66.5	0.391
88.7	0.286
133	0.198
210	0.135
Short ILIM to IN	0.060

Notes:

10) Above current limit vs. R_{ILIM} data is typical value only and NOT guaranteed by production. Refer to EC table for more accurate current limit setting.

While the maximum recommended value of R_{ILIM} is 210kΩ, there is one additional configuration that allows for a lower current limit. The ILIM pin may be connected directly to IN to provide a 60 mA (typ) current limit.




Figure 5 : Current-Limit vs R_{LIM}

Auto-Retry Function

Figure 6 shows an auto-retry circuit implanted by an external resistor and capacitor.




Figure 6: Auto-Retry Application





Figure 7: Auto-Retry Waveform

When over-current happens the $\overline{\text{FLAG}}$ will report a low level, EN is pulled down immediately and thus the part is shutdown.


During the moment of EN shutdown, the $\overline{\text{FLAG}}$ changes to high impedance allowing C_{RETRY} to begin charging. After a time delay determined by the RC constant, the EN voltage reaches its turn-on threshold and re-enables the part. The part will continue to cycle in this manner until the fault condition is removed.

PACKAGE INFORMATION


TQFN6 (2x2mm)




TOP VIEW



BOTTOM VIEW



SIDE VIEW




RECOMMENDED LAND PATTERN


NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
- 4) JEDEC REFERENCE IS MO-229, VARIATION VCCC.
- 5) DRAWING IS NOT TO SCALE.


TSOT23-6




TOP VIEW




RECOMMENDED LAND PATTERN



FRONT VIEW



SIDE VIEW



DETAIL "A"

NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
- 5) DRAWING CONFORMS TO JEDEC MO-193, VARIATION AB.
- 6) DRAWING IS NOT TO SCALE.
- 7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.