

# OPTIREG™ PMIC TLF35584QVHSx

## Functional Safety Power Management IC




RoHS



ISO26262  
compliant

### Errata Sheet

Reference: Datasheet Rev 2.0 (TLF35584QVHSx)



### Abstract

The D11-step silicon target functionality is described by the Datasheet Rev 2.0 (TLF35584QVHSx).

This document lists the deviation of the D11-step silicon in relation to the Datasheet Rev 2.0 (TLF35584QVHSx). The deviations are errors in D11-step silicon.

The D11-step silicon can be identified by the marking on the IC according to the table below. The marking can be found on the topside of the IC package.

Type	Package	Marking
TLF35584QVHS1 (5.0 V Variant)	PG-VQFN-48	TLF35584 / HS1
TLF35584QVHS2 (3.3 V Variant)	PG-VQFN-48	TLF35584 / HS2

## Table of Contents

<b>1</b>	<b>Block Diagram</b> .....	<b>3</b>
<b>2</b>	<b>Pin Configuration</b> .....	<b>3</b>
<b>3</b>	<b>General Product Characteristics</b> .....	<b>3</b>
3.1	Absolute Maximum Ratings .....	3
3.2	Functional Range .....	3
3.3	Thermal Resistance .....	3
3.4	Quiescent Current Consumption .....	4
<b>4</b>	<b>Wake Function</b> .....	<b>4</b>
<b>5</b>	<b>Pre Regulators</b> .....	<b>4</b>
5.1	Step Up Regulator .....	4
5.2	Step Down Regulator .....	5
5.3	Frequency Setting .....	6
<b>6</b>	<b>Post Regulators</b> .....	<b>6</b>
6.1	Introduction .....	6
6.2	μ-Processor Supply .....	6
6.3	Communication .....	6
6.4	Voltage Reference .....	6
6.5	Tracker 1 & 2 .....	6
6.6	External Post Regulator for Core Supply (optional) .....	7
6.7	Power Sequencing .....	8
<b>7</b>	<b>Monitoring Function</b> .....	<b>9</b>
<b>8</b>	<b>Standby LDO and internal Supplies</b> .....	<b>11</b>
<b>9</b>	<b>Wake Up Timer</b> .....	<b>11</b>
<b>10</b>	<b>State Machine</b> .....	<b>12</b>
<b>11</b>	<b>Safe State Control Function</b> .....	<b>19</b>
<b>12</b>	<b>SPI - Serial Peripheral Interface</b> .....	<b>20</b>
<b>13</b>	<b>Interrupt Generation</b> .....	<b>20</b>
<b>14</b>	<b>Window Watchdog And Functional Watchdog</b> .....	<b>20</b>
<b>15</b>	<b>Application Information</b> .....	<b>20</b>
<b>16</b>	<b>Package Outlines</b> .....	<b>20</b>
<b>17</b>	<b>Revision History</b> .....	<b>21</b>

---

**Block Diagram****1 Block Diagram**

The description in this chapter of the TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) is valid for D11-step silicon.

**2 Pin Configuration**

The description in this chapter of the TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) is valid for D11-step silicon.

**3 General Product Characteristics****3.1 Absolute Maximum Ratings**

The description in this chapter of the TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) is valid for D11-step silicon.

**3.2 Functional Range**

The description in this chapter of the TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) is valid for D11-step silicon.

**3.3 Thermal Resistance**

The description in this chapter of the TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) is valid for D11-step silicon.

## Wake Function

### 3.4 Quiescent Current Consumption

There are differences in the quiescent current consumption between TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) and D11-step silicon. These deviations are mentioned in the following tables:

**Table 1 Quiescent current consumption only valid for D11-step silicon<sup>1)</sup>**

$V_{VS} = 6.0\text{ V to }40\text{ V}$ ;  $T_j = -40^\circ\text{C to }+175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
SLEEP state	$I_q$	–	–	500	$\mu\text{A}$	$T_j \leq 85^\circ\text{C}$ ; only if PFM of step down regulator reached (see below)	P_4.4.6

1) All quiescent current parameters are measured at  $T_j \leq 85^\circ\text{C}$  and  $10\text{ V} \leq V_{VS} \leq 28\text{ V}$  with zero load and all selectable options (Outputs, Watchdog, Timers, Step-Up converter) switched off.

Furthermore there are additional deviations of the D11-step silicon in respect to the SLEEP state, that might trigger the step down regulator to change from PFM to PWM mode, which will lead to an increased current consumption similar to INIT, NORMAL and WAKE state due to the activation of internal oscillators and additional blocks for PWM switching of the step down regulator. For details please refer to the description of the deviations related to SLEEP state in [Chapter 5.2](#).

## 4 Wake Function

The description in this chapter of the TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) is valid for D11-step silicon.

## 5 Pre Regulators

### 5.1 Step Up Regulator

The description in this chapter of the TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) is valid for D11-step silicon.

## Pre Regulators

### 5.2 Step Down Regulator

There are differences in the step down regulator between TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) and D11-step silicon. These deviations are mentioned in the following tables:

**Table 2** Deviations in step down regulator function

Number	Function	Description
1	Step down regulator behavior in SLEEP state	<ul style="list-style-type: none"> <li>The PFM to PWM (and vice versa) switch-over might not happen at the expected current thresholds. It may influence additionally the current consumption and switching behavior of the TLF35584 being in SLEEP. The TLF35584 might change continuously between PWM and PFM. Switching in PWM is activating internal oscillators and other blocks leading to a current consumption similar to INIT, NORMAL and WAKE state.</li> <li>It is recommended to ensure currents significantly lower than 5 mA consumed from <math>V_{PreReg}</math> in case SLEEP state is used in the application. Nevertheless there might be some devices which cannot ensure PFM mode entry even without load current as the threshold might be influenced by noise on the current monitor for the step-down pre-regulator.</li> <li>Please mind, that current thresholds defined for the D11-step silicon in <a href="#">Table 3</a> are only given as reference values and not subject to production test.</li> </ul>
2	Step down regulator behavior in SLEEP state ( $f_{SW} = 400$ kHz)	<ul style="list-style-type: none"> <li>In case the step down converter is configured for 400 kHz switching frequency (FRE-pin connected to GND) and operated in SLEEP mode with disabled step up regulator (STU-pin connected to GND), the D11-step silicon might get stuck in 100% duty cycle mode (step down regulator dropout condition). This might happen in case of a supply voltage transient leading to dropout condition.</li> <li>Being stuck in 100% duty cycle mode the step down regulator output voltage might follow the rising supply voltage until the OV-threshold <math>V_{RT,FB1,high}</math> is reached, triggering the movement to FAILSAFE and reset in the system.</li> <li>According to the described misbehavior it is not recommended to use SLEEP state in case of low frequency switching of step down regulator without a activated step up regulator at the input.</li> </ul>
3	Move-to-POWERDOWN triggered in SLEEP	<ul style="list-style-type: none"> <li>In a particular situation (sinking ~10 mA from the step-down pre regulator and applying battery voltage transients) the D11-step silicon might behave in a way that the step down pre regulator (being in PFM) influences the internal supplies. This influence by internal load transients may lead to an UV detection of the internal supplies and the TLF35584 moves to POWERDOWN state. Shortly after the internal supply will recover and the TLF35584 restarts in INIT state. This deviation from the expected behavior might prevent the device to stay surely in SLEEP state and keep the application continuously supplied.</li> </ul>

## Post Regulators

**Table 3 Electrical characteristics: Step down regulator only valid for D11-step silicon**

$V_{VS} = 6.0 \text{ V to } 40 \text{ V}$ ;  $T_j = -40^\circ\text{C to } +175^\circ\text{C}$ , all voltages with respect to ground (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Current threshold for transition from PWM to PFM	$I_{PWM/PFM}$	0	57	110	mA	<sup>1)</sup> $T_j \leq 150^\circ\text{C}$	P_6.3.2.12
Current threshold for transition from PWM to PFM	$I_{PWM/PFM}$	0	68	128	mA	<sup>1)</sup>	P_6.3.2.22
Current threshold for transition from PFM to PWM	$I_{PFM/PWM}$	0	145	190	mA	<sup>1)</sup> $T_j \leq 150^\circ\text{C}$	P_6.3.2.13
Current threshold for transition from PFM to PWM	$I_{PFM/PWM}$	0	174	228	mA	<sup>1)</sup>	P_6.3.2.23

1) Reference data from evaluation, not subject to production test.

### 5.3 Frequency Setting

The description in this chapter of the TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) is valid for D11-step silicon.

## 6 Post Regulators

### 6.1 Introduction

The description in this chapter of the TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) is valid for D11-step silicon.

### 6.2 $\mu$ -Processor Supply

The description in this chapter of the TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) is valid for D11-step silicon.

### 6.3 Communication

The description in this chapter of the TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) is valid for D11-step silicon.

### 6.4 Voltage Reference

The description in this chapter of the TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) is valid for D11-step silicon.

### 6.5 Tracker 1 & 2

The description in this chapter of the TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) is valid for D11-step silicon.

Post Regulators

6.6 External Post Regulator for Core Supply (optional)

There are differences in the behavior for the external post regulator control between TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) and D11-step silicon. These deviations are mentioned in the following table:

Table 4 Deviations in external post regulator control

Number	Function	Description
1	Synchronization output signal with active spread spectrum	<ul style="list-style-type: none"> <li>There is a weakness of the D11-step silicon for the synchronization output signal for the optional core voltage regulator during activated spread spectrum.</li> <li>In case the synchronization output SYN is being used and connected to an external switched mode power supply, it should be taken into consideration that the SYN-output signal might be interrupted unintentionally in a random way for activated spread spectrum.</li> <li>In <a href="#">Figure 1</a> and <a href="#">Figure 2</a> it is shown how the signal of SYN might look like. The figures have been generated using the synchronization without phase shift (DEVCFG2.ESYNPHA = 0). For this configuration the SYN output signal will stuck to low signal temporarily. For configuration with 180° phase shift (DEVCFG2.ESYNPHA = 1) the stuck signal would be high level.</li> </ul>




Figure 1 Interrupted SYN output for activated spread spectrum (FRE pin to GND - LF)




Figure 2 Interrupted SYN output for activated spread spectrum (FRE pin open - HF)

---

## Post Regulators

### 6.7 Power Sequencing

The description in this chapter of the TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) is valid for D11-step silicon.

## Monitoring Function

### 7 Monitoring Function

There are differences in the voltage monitoring function between TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) and D11-step silicon. These deviations are mentioned in the following tables:

**Table 5** Deviations in reset function

Number	Function	Description
1	Reset output ROT behavior in Move-to-FAILSAFE conditions	<ul style="list-style-type: none"> <li>• There is a weakness of the D11-step silicon related to the reset output pin ROT, in case the TLF35584 moves to FAILSAFE state. In a safety context the reset function and the reset output ROT are considered to be QM, accordingly safety is not affected.</li> <li>• The output driver of the open drain transistor in the reset output ROT is disabled together with the microcontroller supply LDO (QUC). According to the fact that the QUC is disabled/switched off in case of a Move-to-FAILSAFE event, the reset output is not longer pulled to low signal and is pulled up to QUC. As the QUC is disabled and the output cap is discharged by the load and an internal active pull-down of <math>\sim 80 \Omega</math>, this is reflected in a transient behavior which is shown in the figures below. The observation and relevance strongly depends on the failure case and its boundary conditions. These conditions are elaborated in the following list. <ul style="list-style-type: none"> <li>– QUC shorted to GND: The voltage monitoring detects the UV and pulls down ROT. SS1/2 are going low and application is in safe state. QUC is shorted to GND and has 0V accordingly, but provides current (still enabled). After typ. 3ms TLF35584 moves to FAILSAFE state and disables the LDO and resets the output driver of ROT. Due to the short to GND ROT stays low as it is pulled to QUC. (no problem) Please refer to <a href="#">Figure 3</a>.</li> <li>– QUC overloaded by current. The voltage monitoring detects the UV due to the decreased output voltage by current limitation or dropout voltage (only without boost) and pulls down ROT. SS1/2 are going low and application is in safe state. Due to the assertion of ROT the microcontroller is switched off and decreases its current consumption dramatically. The output voltage of QUC might recover into valid voltage range and the TLF35584 restarts in INIT state. (no problem)</li> <li>– Continuous UV or short to GND on QST or VCI: The voltage monitoring detects the UV on the respective rail and pulls down ROT. SS1/2 are going low and application is in safe state. QUC continues to regulate to its nominal output voltage. After typ. 3ms TLF35584 moves to FAILSAFE state and disables all LDO and resets the output driver of ROT. The reset output might be pulled up to the discharging QUC (by the attached load and an active pull-down of <math>\sim 80 \Omega</math>). This might result into a temporary high level at ROT during the shutdown transition. A undervoltage monitoring of the microcontroller could prevent undesired start of the microcontroller operation. Please refer to <a href="#">Figure 4</a>.</li> <li>– Continued on the next page.</li> </ul> </li> </ul>

## Monitoring Function

**Table 5** Deviations in reset function


Number	Function	Description
1 (cont'd)	Reset output ROT behavior in Move-to-FAILSAFE conditions (cont'd)	<ul style="list-style-type: none"> <li>Continued:           <ul style="list-style-type: none"> <li>QUC shorted to an higher voltage rail: The voltage monitoring detects the OV on the QUC rail and SS1/2 are going low and application is in safe state. TLF35584 will move to FAILSAFE which is disabling QUC as well as all other regulators and activates the active pull-down of <math>\sim 80 \Omega</math> on QUC output, trying to discharge the rail. The FAILSAFE state disables also the output driver of ROT. The reset output might be pulled up to QUC. This might result into a high level at ROT during presence of the external overvoltage. Still the application will be safely shut down during in this case by SS1/2. Please refer to <a href="#">Figure 5</a>.</li> </ul> </li> </ul>
2	Reset output ROT behavior for Move-to-STANDBY transitions	<ul style="list-style-type: none"> <li>There is a weakness of the D11-step silicon related to the reset output pin ROT, in case the TLF35584 moves to STANDBY state. In a safety context the reset function and the reset output ROT is considered to be QM, accordingly safety is not affected.</li> <li>The output driver of the open drain transistor in the reset output ROT is disabled shortly after the microcontroller supply LDO (QUC). According to the fact that the QUC is disabled/switched off at the point in time when the device enters into STANDBY state (transition delay time expired or in case of QUC current monitoring usage after a decrease below the current threshold), the reset output shortly pulled to low, but pulled up to the output voltage of QUC right after. Nevertheless the output of QUC is actively discharged by the load and an internal active pull-down of <math>\sim 80 \Omega</math>, this is reflected in a transient behavior which is shown in <a href="#">Figure 6</a> below.</li> </ul>

The figures [Figure 3](#) to [Figure 6](#) are oscilloscope screenshots. The analog channels on the top are showing the following signals:

- Blue: Output Voltage of QUC with vertical scale of 2V/Div
- Green: Output Voltage of QST with vertical scale of 2V/Div
- Red: Reset output ROT with vertical scale of 2V/Div

The digital channels on the bottom are labeled at the left hand side.

For horizontal scale (time), please refer to the information given in the respective figure.



**Figure 3** Reset Output (ROT) weakness - Example: Short to GND detection of QUC

Standby LDO and internal Supplies




Figure 4 Reset Output (ROT) weakness - Example: Short to GND detection of QST (or VCI)




Figure 5 Reset Output (ROT) weakness - Example: Overvoltage at output QUC




Figure 6 Reset Output (ROT) weakness - Example: STANDBY transition

## 8 Standby LDO and internal Supplies

The description in this chapter of the TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) is valid for D11-step silicon.

## 9 Wake Up Timer

The description in this chapter of the TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) is valid for D11-step silicon.

## State Machine

## 10 State Machine

There are differences in the state machine function between TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) and D11-step silicon. These deviations are mentioned in the following tables:

**Table 6** Deviations in state machine function

Number	Function	Description
1	“Hard reset” for second initialization time-out	<ul style="list-style-type: none"> <li>For the 5V variant of the TLF35584 (TLF35584QVHS1) there might be a difference in the behavior for the second expiry of the initialization timer triggering a “hard reset” according to the description in chapter 11.4.2.1.2. in the data sheet. This event is disabling the regulator outputs for the hard reset time <math>t_{SDT}</math> (typ. 10ms) and restarts the power sequence afterwards.</li> <li>The behavioral difference depends on the chosen output capacitance for PreReg, the step-down converter frequency selection and the present input voltage. The condition only appears in case of the not responding microcontroller (Initialization time-out).</li> <li>The TLF35584 D11-step silicon discharges the output cap of PreReg only with a very low active pull-down (roughly 100 k<math>\Omega</math>). Considering the hard reset time <math>t_{SDT}</math> (typ. 10ms), this might lead to a condition of an output capacitor <math>C_{PreReg}</math> still charged with a voltage close or higher than the UV-threshold of pre regulator output. This condition accelerates the power-sequencing, leading to a fast start of QUC regulator with the step down preregulator still in the early phase of its softstart (low duty cycle). This early load step (QUC output charging) might lead to a bigger undershoot on the step down preregulator output close to 5V, influencing the QUC regulator it self.</li> <li>It might lead to an UV detection on the QUC rail (Move-to-INIT event) resetting the initialization time-out counter, that decides to move the device to FAILSAFE after the third initialization failure. This might lead to unexpected number of soft and hard reset cycles in case of a not responding microcontroller.</li> </ul>
2	SS2 low in WAKE state	<ul style="list-style-type: none"> <li>In a particular condition the microcontroller is able to trigger a behavior of the TLF35584 that is pulling SS2 temporarily to high for the SS2 delay time, where it is not supposed to be pulled high. The microcontroller shall prevent the condition explained in the following bullet point.</li> <li>The undesired behavior is triggered by the microcontroller in case it is changing the configuration of the SS2DEL in the register SYSPCFG1 from “no delay” to any delay different to “no delay” being in WAKE state of the TLF35584. Configuration in the INIT state of the TLF35584 is not affected. Accordingly it is highly recommended to not change the safety related configuration of the TLF35584 in WAKE state or to make sure that the SS2DEL is always kept enabled (anything different to “no delay”) or disabled (“no delay”). This ensures to not trigger the SS2 high for the SS2 delay time after a re-configuration in WAKE state.</li> </ul>

## State Machine

Table 6 Deviations in state machine function

Number	Function	Description
3	Prerequisite for transition WAKE to NORMAL (ERR-monitoring)	<ul style="list-style-type: none"> <li>A minor deviation from the specification is the different prerequisite for the transition from WAKE to NORMAL state in terms of ERR-pin monitoring.</li> <li>The Datasheet Rev 2.0 (TLF35584QVHSx) describes that the transition from WAKE to NORMAL requires 3 valid periods of the ERR signal before it is accepted. Whereas the D11-step silicon is accepting also a single period before the GoToNormal request.</li> <li>This deviation is not affecting safety or general functionality, it just differs from the behavior of the device for a transition from INIT to NORMAL where 3 periods of ERR signal are required.</li> </ul>
4	Transition WAKE to SLEEP	<ul style="list-style-type: none"> <li>The transition from WAKE to SLEEP state is showing differences to the expected behavior in case the window and/or functional watchdog are deactivated for SLEEP mode (WDCFG1.WDSL PEN = 0) and activated globally (WDCFG0.WWDEN = 1 and/or WDCFG0.WWDEN = 1).</li> <li>In this condition the Watchdogs are restarted entering into SLEEP state from WAKE instead of being switched off. This will lead to interrupts (INT) and finally to reset (ROT), in case the microcontroller is not reacting (providing service again) on the notification by interrupt. According to this misbehavior of the D11-step silicon the transition from WAKE to SLEEP state shall not be used in the condition mentioned above.</li> <li>Workarounds: <ul style="list-style-type: none"> <li>Transition from WAKE to SLEEP state via NORMAL state in a two step approach.</li> <li>Disable the watchdog(s) globally being in WAKE state before proceeding with the transition from WAKE to SLEEP directly. Please ensure proper global reactivation of watchdog(s) after wake-up from SLEEP.</li> </ul> </li> </ul>
5	Pre-regulator pull-down in STANDBY	<ul style="list-style-type: none"> <li>There is a active pull-down at the pre-regulator output which is supposed to discharge the output rail in case the device is being disabled. In case of a STANDBY transition this pull-down is supposed to be activated after entering into STANDBY state, but in the D11-step silicon this pull-down is disabled again 50 <math>\mu</math>s after the device has entered STANDBY state.</li> <li>This deviation of the D11-step silicon might result in a slower discharge time of the pre-regulator output, as in this case the pre-regulator rail is discharged by leakage currents, resistor dividers and optionally attached loads only.</li> </ul>
6	SLEEP state	<ul style="list-style-type: none"> <li>Due to some deviations of the D11-step silicon is not recommended to use the SLEEP state of the TLF35584. Nevertheless it can be used with special attention to the described misbehavior of the D11-step silicon in respect to SLEEP state described by <a href="#">Table 1</a>, <a href="#">Table 2</a> and item 6 of <a href="#">Table 6</a>.</li> </ul>
7	Stay in Current State (being in SLEEP state)	<ul style="list-style-type: none"> <li>In case of high silicon junction temperature of more than 130°C being in SLEEP state, there might be a multiple triggering of the interrupt line indicating a thermal prewarning of the step-down pre-regulator by the flag registers (IF.OTW and OTWRNSF.PREG) due to the activation and deactivation of the thermal sensor during PWM-PFM switching described in <a href="#">Table 2</a> Item 1.</li> </ul>

## State Machine

**Table 6** Deviations in state machine function

Number	Function	Description
8	LDO_μC current monitoring for low power states	<ul style="list-style-type: none"> <li>• The LDO_μC current monitoring for low power states of the D11-step silicon has a worse accuracy than specified in Datasheet Rev 2.0 (TLF35584QVHSx). The achievable values for the D11-step silicon are defined in <a href="#">Table 7</a> for different conditions and settings.</li> <li>• Use cases: <ul style="list-style-type: none"> <li>– According to the shown discrepancy for lower current thresholds, like 30 mA for output capacitors greater than 10 μF and 10 mA in general, it is not allowed to use the TLF35584's LDO_μC current monitoring (DEVCFG2.CMOMEN = 1) for transitions into SLEEP and STANDBY in this configuration and condition as proper transition based on the monitoring cannot be ensured.</li> <li>– For SLEEP state itself, it is not recommended at all to select the configurations for lower current thresholds, like 30 mA for output capacitors greater than 10 μF and 10 mA in general, as it cannot be ensured that the device stays in SLEEP state properly without transition to WAKE state.</li> </ul> </li> <li>• For others configurations and conditions the decreased accuracy according to <a href="#">Table 7</a> shall be considered.</li> <li>• Please mind, that those current thresholds are currently only given as reference values and not subject to production test.</li> </ul>
9	Microcontroller programming support (MPS) influence to state transition NORMAL/WAKE to STANDBY	<ul style="list-style-type: none"> <li>• The chapter 11.7 in the Datasheet Rev 2.0 (TLF35584QVHSx) describes influences to the overall device behavior of the TLF35584. Beside the described differences there is a unintended influences to the device behavior in case of microcontroller programming support being active (MPS-Pin high) for the movement NORMAL/WAKE to STANDBY. <ul style="list-style-type: none"> <li>– For the particular case of an interrupted state transition from NORMAL/WAKE to STANDBY due to a wake-up event by WAK (level) or ENA(edge) during the transition, the TLF35584 is not triggering ROT to low when moving to INIT state. Accordingly the behavior with and without MPS being activated can be compared by <a href="#">Figure 7</a> and <a href="#">Figure 8</a>. Nevertheless the interrupted transition is triggering in both cases an interrupt event and reports the interrupted state transition by the interrupt register IF.SYS and the subsequent diagnostic register SYSSF.TRFAIL.</li> </ul> </li> </ul>

## State Machine

Table 6 Deviations in state machine function

Number	Function	Description
10	Microcontroller programming support (MPS) influence to state transition Move-to-INIT	<ul style="list-style-type: none"> <li>• The chapter 11.7 in the Datasheet Rev 2.0 (TLF35584QVHSx) describes influences to the overall device behavior of the TLF35584. Beside the described differences there is an unintended influences to the device behavior in case of microcontroller programming support being active (MPS-Pin high) for the part of the Move-to-INIT events triggered by Window Watchdog, Functional Watchdog or Error Monitoring. <ul style="list-style-type: none"> <li>– Error Monitoring failure moving the device into INIT state: Following registers will keep their configuration data instead of being reset to their default according to reset class *R3): <ul style="list-style-type: none"> <li>- RSYSPCFG1 (Configuration of Error Monitoring is kept)</li> <li>- RWDCFG0, RWDCFG1, RFWDCFG, RWWDCFG0 &amp; RWWDCFG1 (Configuration of Window and Functional Watchdog is kept)</li> <li>- WWDSTAT (Error Counter status of Window Watchdog)</li> <li>- FWDSTAT0 and FWDSTAT1 (Status of Functional Watchdog)</li> </ul> The Error Monitoring itself will wait after movement to INIT state for the next edge of the ERR signal until it gets active again. </li> <li>– Window Watchdog failure moving the device into INIT state: Following registers will keep their configuration data instead of being reset to their default according to reset class *R3): <ul style="list-style-type: none"> <li>- RSYSPCFG1 (Configuration of Error Monitoring is kept)</li> <li>- RWDCFG0, RWDCFG1, RFWDCFG, RWWDCFG0 &amp; RWWDCFG1 (Configuration of Window and Functional Watchdog is kept)</li> <li>- FWDSTAT0 and FWDSTAT1 (Status of Functional Watchdog)</li> </ul> The Window Watchdog status (WWDSTAT) itself is reset properly. Note that according to the configuration of the Window Watchdog being kept, the first open window after INIT state entry will be either 60 ms (600x 100 μs) or 600 ms (600 x 1 ms) depending on the previous configuration of RWDCFG0.WDCYC. The windows after the first proper service will be considered as configured before. </li> <li>– Functional Watchdog failure moving the device into INIT state: Following registers will keep their configuration data instead of being reset to their default according to reset class *R3): <ul style="list-style-type: none"> <li>- RSYSPCFG1 (Configuration of Error Monitoring is kept)</li> <li>- RWDCFG0, RWDCFG1, RFWDCFG, RWWDCFG0 &amp; RWWDCFG1 (Configuration of Window and Functional Watchdog is kept)</li> <li>- WWDSTAT (Status of Window Watchdog)</li> </ul> The Functional Watchdog status (FWDSTAT0 and FWDSTAT1) itself is reset to its default properly. Only in the particular case of a heartbeat time-out during a FWD service sequence (in between the 4 responses), the FWD response counter (FWDSTAT0.FWDRSPC) will be kept. </li> </ul> </li> <li>• Looking to the 3 supervision functions independently, they will continue their operation (ERR signal monitoring, window- and heartbeat timer state) in parallel to the state movement.</li> <li>• In case the configuration to the protected registers is rewritten after the movement to INIT state, the requested configuration will be applied after valid LOCK sequence as usual.</li> </ul>

## State Machine

**Table 6** Deviations in state machine function

Number	Function	Description
11	Wake-up from SLEEP state after simultaneous event occurrence	<ul style="list-style-type: none"> <li>In the particular and unlikely case of simultaneous events related to wake up from SLEEP state and a FAILSAFE transition, it may happen that the corresponding wake-up notification by INT in case of movement from SLEEP to WAKE, which was interrupted before, is not available after restart of the device. Nevertheless the device will move to WAKE state.</li> <li>The potentially affected events and flags are: <ul style="list-style-type: none"> <li>– WKSF.WKSPI</li> <li>– WKSF.WKTIM</li> <li>– WKSF.CMON</li> <li>– WKSF.ENA</li> <li>– WKSF.WAK</li> <li>– IF.WK (only in respect to the affected event listed above!)</li> </ul> </li> <li>The function can be recovered by a transition into STANDBY state followed by a restart to INIT state. Hint: For autonomous transition back to INIT, the built-in wake-up timer might be used with a low timer value.</li> </ul>
12	ABIST after simultaneous event occurrence	<ul style="list-style-type: none"> <li>In the particular and unlikely case of simultaneous events related to ABIST finalization event (IF.ABIST) and a FAILSAFE transition, it may happen that the corresponding completion-notification by INT and IF.ABIST, which was interrupted before, is not available after restart of the device.</li> <li>The function can be recovered by a transition into STANDBY state followed by a restart to INIT state. Hint: For autonomous transition back to INIT, the built-in wake-up timer might be used with a low timer value.</li> </ul>
13	VMONSTAT and peripheral voltage comparators after simultaneous event occurrence	<ul style="list-style-type: none"> <li>In the particular and unlikely case of simultaneous events related to INT contributing UV events and a FAILSAFE transition, it may happen that the corresponding flag in the register VMONSTAT as well as the diagnostic notification (flag and interrupt) of the corresponding UV comparator is not available after restart of the device.</li> <li>The potentially affected events are: <ul style="list-style-type: none"> <li>– MONSF2.PREGUV</li> <li>– MONSF2.COMUV</li> <li>– MONSF2.VREFUV</li> <li>– MONSF2.TRK1UV</li> <li>– MONSF2.TRK2UV</li> </ul> </li> <li>This malfunction can be detected by ABIST checking the comparators or by validation of the register bits in VMONSTAT (except for PREGUV) against the assumed state (on/off) of the regulators.</li> <li>The function can be recovered by a transition into STANDBY state followed by a restart to INIT state. Hint: For autonomous transition back to INIT, the built-in wake-up timer might be used with a low timer value.</li> </ul>

## State Machine

**Table 6** Deviations in state machine function

Number	Function	Description
14	ERR monitoring after simultaneous event occurrence	<ul style="list-style-type: none"> <li>In the particular and unlikely case of simultaneous events related error monitoring event detection and a FAILSAFE transition, it may happen that the corresponding diagnostic notification (flag and interrupt) of the corresponding function is not available after restart of the device.</li> <li>The potentially affected events are: <ul style="list-style-type: none"> <li>SYSSF.ERRMISS in combination with IF.SYS (only for ERRMISS!)</li> <li>INITERR.ERRF (Only the diagnostic flag. State transition and SS1/2 reaction are appropriate!)</li> </ul> </li> <li>This malfunction can be detected by test of the error monitoring function.</li> <li>The function can be recovered by a transition into STANDBY state followed by a restart to INIT state. Hint: For autonomous transition back to INIT, the built-in wake-up timer might be used with a low timer value.</li> </ul>
15	Prerequisite for transition INIT/WAKE to NORMAL (functional watchdog)	<ul style="list-style-type: none"> <li>A minor deviation from the specification is the different prerequisite for the transition from INIT/WAKE to NORMAL state in terms of functional watchdog.</li> <li>The Datasheet Rev 2.0 (TLF35584QVHSx) describes that the transition from INIT/WAKE to NORMAL requires at least one valid service of the functional watchdog before it is accepted. Whereas the D11-step silicon is accepting the transition to NORMAL state also in case there was at least one valid service of the functional watchdog since the last startup in INIT state. This means an event sequence of enabling the FWD, providing a valid service to FWD, disabling the FWD and enabling the FWD again without a further valid service is not blocking the request for transition into NORMAL state. A missing functional watchdog service will trigger the expected failure reaction (INT or SS1/2) latest with time-out of the heartbeat timer.</li> <li>This deviation is not affecting safety or general functionality, it just differs from the prerequisite description of the device in respect to the transition from INIT/WAKE to NORMAL.</li> </ul>

## State Machine

**Table 7 Electrical characteristics: State machine**

$V_{VS} = 6.0\text{ V to }40\text{ V}$ ;  $T_j = -40^\circ\text{C to }+175^\circ\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
LDO_μC current monitoring for low power states	$I_{LDO\_μC,att}$	-40	–	+40	%	1) DEVCFG2.CTHR: set to 2 (60 mA) or 3 (100mA); $V_{PREREG} > V_{QUC} + V_{dr,QUC}$	P_11.5.5
LDO_μC current monitoring for low power states	$I_{LDO\_μC,att}$	-50	–	+40	%	1) $C_{QUC} \leq 10\ \mu\text{F}$ ; DEVCFG2.CTHR: set to 1 (30mA); $V_{PREREG} > V_{QUC} + V_{dr,QUC}$	P_11.5.5
LDO_μC current monitoring for low power states	$I_{LDO\_μC,att}$	-100	–	+40	%	1) $C_{QUC} \leq 47\ \mu\text{F}$ ; DEVCFG2.CTHR: set to 0 (10 mA) or 1(30mA); $V_{PREREG} > V_{QUC} + V_{dr,QUC}$	P_11.5.5

1) Reference data from evaluation, not subject to production test.

Safe State Control Function




Figure 7 Interrupted state transition NORMAL-STANDBY (MPS pin set low)




Figure 8 Interrupted state transition NORMAL-STANDBY with active programming support (MPS pin set high)

## 11 Safe State Control Function

The description in this chapter of the TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) is valid for D11-step silicon.

## SPI - Serial Peripheral Interface

### 12 SPI - Serial Peripheral Interface

There are differences in the function between TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) and D11-step silicon in respect of SPI and registers. These deviations are mentioned in the following tables:

**Table 8 Deviations in SPI / register function**

Number	Function	Description
1	VMONSTAT register function	<ul style="list-style-type: none"> <li>The function of the register VMONSTAT differs from the behavior described in the Datasheet Rev 2.0 (TLF35584QVHSx). The bits in the register are not indicating the out of range condition of the respective regulator. The register is only indicating whether the regulator is enabled or disabled.</li> </ul>

### 13 Interrupt Generation

The description in this chapter of the TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) is valid for D11-step silicon.

### 14 Window Watchdog And Functional Watchdog

The description in this chapter of the TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) is valid for D11-step silicon.

### 15 Application Information

The description in this chapter of the TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) is valid for D11-step silicon.

### 16 Package Outlines

The description in this chapter of the TLF35584 Datasheet Rev 2.0 (TLF35584QVHSx) is valid for D11-step silicon.

---

**Revision History****17 Revision History**

<b>Revision</b>	<b>Date</b>	<b>Changes</b>
Rev. 3.1	2020-10-09	Initial Errata Sheet for TLF35584QVHSx based on the Datasheet Rev 2.0 (TLF35584QVHSx).

## Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2020-10-09**

**Published by**

**Infineon Technologies AG**

**81726 Munich, Germany**

**© 2020 Infineon Technologies AG.**

**All Rights Reserved.**

**Do you have a question about any aspect of this document?**

**Email: [erratum@infineon.com](mailto:erratum@infineon.com)**

**Document reference**

**Z8F70566904**

## IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenhheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

## WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.