

ADS124x 24-Bit, 2-kSPS, Analog-To-Digital Converters With Programmable Gain Amplifier (PGA) For Sensor Measurement

1 Features

- Programmable Data Rates Up to 2 kSPS
- Single-Cycle Settling for All Data Rates
- Simultaneous 50-Hz and 60-Hz Rejection at 20 SPS
- Analog Multiplexer With 8 (ADS1248) and 4 (ADS1247) Independently Selectable Inputs
- Low-Noise PGA: 48 nV_{RMS} at PGA = 128
- Dual-Matched Programmable Excitation Current Sources
- Low-Drift Internal 2.048-V Reference: 10 ppm/°C (Maximum)
- Sensor Burn-Out Detection
- 4 or 8 General-Purpose I/Os (ADS1247, ADS1248)
- Internal Temperature Sensor
- Power Supply and V_{REF} Monitoring (ADS1247, ADS1248)
- Self and System Calibration
- SPI™-Compatible Serial Interface
- Analog Supply: Unipolar (2.7 V to 5.25 V) and Bipolar (±2.5 V) Operation
- Digital Supply: 2.7 V to 5.25 V

2 Applications

- Temperature Sensor Measurements:
 - RTDs, Thermocouples, and Thermistors
- Pressure Measurements
- Flow Meters
- Factory Automation and Process Controls

3 Description

The ADS1246, ADS1247, and ADS1248 devices are precision, 24-bit analog-to-digital converters (ADCs) that include many integrated features to reduce system cost and component count for sensor measurement applications. The devices feature a low-noise, programmable gain amplifier (PGA), a precision delta-sigma ($\Delta\Sigma$) ADC with a single-cycle settling digital filter, and an internal oscillator. The ADS1247 and ADS1248 devices also provide a built-in, low-drift voltage reference, and two matched programmable excitation current sources (IDACs).

An input multiplexer supports four differential inputs for the ADS1248, two for the ADS1247, and one for the ADS1246. In addition, the multiplexer integrates sensor burn-out detection, voltage bias for thermocouples, system monitoring, and general purpose digital I/Os (ADS1247 and ADS1248). The PGA provides selectable gains up to 128 V/V. These features provide a complete front-end solution for temperature sensor measurement applications including thermocouples, thermistors, and resistance temperature detectors (RTDs) and other small signal measurements including resistive bridge sensors. The digital filter settles in a single cycle to support fast channel cycling when using the input multiplexer and provides data rates up to 2 kSPS. For data rates of 20 SPS or less, both 50-Hz and 60-Hz interference are rejected by the filter.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ADS1246	TSSOP (16)	5.00 mm × 4.40 mm
ADS1247	TSSOP (20)	6.50 mm × 4.40 mm
ADS1248	TSSOP (28)	9.70 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic




Table of Contents

1 Features	1	9.4 Device Functional Modes.....	36
2 Applications	1	9.5 Programming.....	41
3 Description	1	9.6 Register Maps	50
4 Revision History	2	10 Application and Implementation	70
5 Device Comparison Table	4	10.1 Application Information.....	70
6 Pin Configuration and Functions	5	10.2 Typical Applications	76
7 Specifications	7	10.3 Do's and Don'ts.....	86
7.1 Absolute Maximum Ratings	7	11 Power-Supply Recommendations	88
7.2 ESD Ratings.....	7	11.1 Power-Supply Sequencing.....	88
7.3 Recommended Operating Conditions.....	8	11.2 Power-Supply Decoupling.....	88
7.4 Thermal Information	8	12 Layout	89
7.5 Electrical Characteristics.....	9	12.1 Layout Guidelines	89
7.6 Timing Requirements	11	12.2 Layout Example	90
7.7 Switching Characteristics	11	13 Device and Documentation Support	91
7.8 Typical Characteristics.....	13	13.1 Documentation Support	91
8 Parameter Measurement Information	21	13.2 Related Links	91
8.1 Noise Performance	21	13.3 Community Resources.....	91
9 Detailed Description	24	13.4 Trademarks	91
9.1 Overview	24	13.5 Electrostatic Discharge Caution.....	91
9.2 Functional Block Diagram	24	13.6 Glossary	91
9.3 Feature Description.....	25	14 Mechanical, Packaging, and Orderable Information	91

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision G (October 2011) to Revision H	Page
• Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
• Updated Features and Description sections to include use in applications other than temperature measurement	1
• Edited Device Comparison Table to include ADS1146, ADS1147, and ADS1148; changed title, deleted footnote	4
• Merged all Pin Functions into one table, changed IOUT1 and IOUT2 to IEXC1 and IEXC2 to match figures.....	6
• Changed compliance voltage for excitation current sources in Electrical Characteristics, now refers to Figure 41 and Figure 42; changed initial error and initial mismatch to absolute error and absolute mismatch	9
• Re-ordered elements in Timing Requirements tables, changed timing references to t_{CLK}	11
• Changed order of Typical Characteristics curves to match order in Electrical Characteristics table	13
• Added cross-reference for Equation 1 in Noise Performance section	21
• Corrected values in Table 2.....	22
• Modified Low-Noise PGA section to add more detail; added Table 7; added PGA Common-Mode Voltage Requirements and PGA Common-Mode Voltage Calculation Example sections	26
• Added f_{CLK}/f_{MOD} column to Table 9	30
• Added cross-reference for Equation 15 to Power-Supply Monitor section.....	35
• Added cross-reference for Equation 16 to External Voltage Reference Monitor section.....	35
• Added Device Functional Modes section	36
• Corrected values in Table 15 to remove extra 0 in 800000h	40
• Added text to Chip Select section to say that SCLK will force $\overline{DRDY}$ high, even with $\overline{CS}$ high.....	41
• Added text to Data Output and Data Ready section to say that stop read data continuous mode is not compatible with DRDY MODE set to 1	42
• Modified Figure 74 and Figure 75 to better show DIN transitions with respect to SCLK; replaced Figure 76 to better	

Revision History (continued)

show full command and $\overline{\text{DRDY}}/\overline{\text{DOUT}}$ falling with NOP.....	43
• Added more information to Data Format section; added Figure 77	44
• Added cross-reference for Figure 78 to Commands section.....	45
• Modified Figure 78 to include $\overline{\text{CS}}$ status through SLEEP and WAKEUP command	46
• Updated Figure 79 and Figure 80 to show start of command execution	46
• Added cross-reference for Figure 83 to Commands section.....	47
• Removed figure for SDATAC (Stop Read Data Continuous) command	47
• Updated Figure 85 to show MUX1 as the start of the data byte for the given command and register location.....	48
• Updated Figure 86 to show start of calibration timing	49
• Updated Register Maps section to new format	50
• Updated Application Information section. Included new typical applications for Ratiometric 3-Wire RTD Measurement System and K-Type Thermocouple Measurement (–200°C to +1250°C) with Cold-Junction Compensation	70
• Updated Figure 112 and Figure 113 to better show timing information	74
• Removed Hardware-Compensated 3-Wire RTD Measurement application section	76

Changes from Revision F (June 2011) to Revision G

Page

• Added Figure 35	17
• Added Figure 41 and Figure 42	18

Changes from Revision E (December, 2010) to Revision F

Page

• Added footnote to <i>Full-scale input voltage</i> specification in Electrical Characteristics table	8
• Added test condition for <i>INL</i> parameter of Electrical Characteristics	9
• Added t_{CSPW} to minimum specification in Timing Characteristics for Figure 1	11
• Updated Figure 1 to show t_{CSPW} timing	12
• Corrected grid and axis values for Figure 29	16
• Corrected grid and axis values for Figure 30	16
• Updated Figure 51	25
• Added details to <i>Bias Voltage Generation</i> section	34
• Corrected Table 14	39
• Added details to <i>Calibration</i> section	39
• Added Equation 18 to <i>Calibration</i> section	39
• Added section to <i>Calibration Commands</i>	40
• Added details to <i>Digital Interface</i> section	43
• Added Restricted command space to Table 19	45

ADS1246, ADS1247, ADS1248

SBAS426H –AUGUST 2008–REVISED MARCH 2016


www.ti.com

5 Device Comparison Table


PRODUCT	RESOLUTION (Bits)	NUMBER OF INPUTS	VOLTAGE REFERENCE	EXCITATION CURRENT SOURCES	PACKAGE
ADS1146	16	1 Differential	External	No	TSSOP-16
ADS1147	16	4-Input Multiplexer	Internal or External	Yes	TSSOP-20
ADS1148	16	8-Input Multiplexer	Internal or External	Yes	TSSOP-28 VQFN-32
ADS1246	24	1 Differential	External	No	TSSOP-16
ADS1247	24	4-Input Multiplexer	Internal or External	Yes	TSSOP-20
ADS1248	24	8-Input Multiplexer	Internal or External	Yes	TSSOP-28

6 Pin Configuration and Functions


**PW Package
28-Pin TSSOP
Top View**



**PW Package
20-Pin TSSOP
Top View**



**PW Package
16-Pin TSSOP
Top View**



ADS1246, ADS1247, ADS1248

SBAS426H – AUGUST 2008 – REVISED MARCH 2016

www.ti.com

Pin Functions

NAME	PIN			TYPE ⁽¹⁾	DESCRIPTION ⁽²⁾
	ADS1248 (TSSOP-28)	ADS1247 (TSSOP-20)	ADS1246 (TSSOP-16)		
AIN0/EXC	11	9	—	I	Analog input 0, optional excitation current output
AIN1/EXC	12	10	—	I	Analog input 1, optional excitation current output
AIN2/EXC/GPIO2	17	11	—	I/O	Analog input 2, optional excitation current output, or general-purpose digital input/output pin 2
AIN3/EXC/GPIO3	18	12	—	I/O	Analog input 3, optional excitation current output, or general-purpose digital input/output pin 3
AIN4/EXC/GPIO4	13	—	—	I/O	Analog input 4, optional excitation current output, or general-purpose digital input/output pin 4
AIN5/EXC/GPIO5	14	—	—	I/O	Analog input 5, optional excitation current output, or general-purpose digital input/output pin 5
AIN6/EXC/GPIO6	15	—	—	I/O	Analog input 6, optional excitation current output, or general-purpose digital input/output pin 6
AIN7/EXC/GPIO7	16	—	—	I/O	Analog input 7, optional excitation current output, or general-purpose digital input/output pin 7
AINN	—	—	8	I	Negative analog input
AINP	—	—	7	I	Positive analog input
AVDD	22	14	10	P	Positive analog power supply, connect a 0.1-μF capacitor to AVSS
AVSS	21	13	9	P	Negative analog power supply
CLK	3	3	3	I	External clock input, tie to DGND to activate the internal oscillator
$\overline{CS}$	24	16	12	I	Chip select (active low)
DGND	2	2	2	G	Digital ground
DIN	27	19	15	I	Serial data input
DOUT/ $\overline{DRDY}$	26	18	14	O	Serial data output or data output combined with data ready
$\overline{DRDY}$	25	17	13	O	Data ready (active low)
DVDD	1	1	1	P	Digital power supply, connect a 0.1-μF capacitor to DGND
IEXC1	20	—	—	O	Excitation current output 1
IEXC2	19	—	—	O	Excitation current output 2
REFN	—	—	6	I	Negative external reference input
REFN0/GPIO1	6	6	—	I/O	Negative external reference input 0, or general-purpose digital input/output pin 1
REFN1	8	—	—	I	Negative external reference input 1
REFP	—	—	5	I	Positive external reference input
REFP0/GPIO0	5	5	—	I/O	Positive external reference input 0, or general-purpose digital input/output pin 0
REFP1	7	—	—	I	Positive external reference input 1
$\overline{RESET}$	4	4	4	I	Reset (active low)
SCLK	28	20	16	I	Serial clock input
START	23	15	11	I	Conversion start
VREFCOM	10	8	—	O	Negative internal reference voltage output, connect to AVSS when using a unipolar supply or to the mid-voltage of the power supply when using a bipolar supply
VREFOUT	9	7	—	O	Positive internal reference voltage output, connect a capacitor in the range of 1-μF to 47-μF to VREFCOM

(1) G = Ground, I = Input, O = Output, P = Power

(2) See [Unused Inputs and Outputs](#) for unused pin connections.

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
Power-supply voltage	AVDD to AVSS	–0.3	5.5	V
	AVSS to DGND	–2.8	0.3	
	DVDD to DGND	–0.3	5.5	
Analog input voltage	AINx, REFPx, REFNx, VREFOUT, VREFCOM, IEXC1, IEXC2	AVSS – 0.3	AVDD + 0.3	V
Digital input voltage	SCLK, DIN, DOUT/DRDY, DRDY, CS, START, RESET, CLK	DGND – 0.3	DVDD + 0.3	V
Input current	Continuous, any pin except power supply pins	–10	10	mA
	Momentary, any pin except power supply pins	–100	100	
Temperature	Junction, T _J		150	°C
	Storage, T _{stg}	–60	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

ADS1246, ADS1247, ADS1248

SBAS426H –AUGUST 2008–REVISED MARCH 2016

www.ti.com

7.3 Recommended Operating Conditions

Over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER SUPPLY						
Analog power supply		AVDD to AVSS	2.7		5.25	V
		AVSS to DGND	−2.65		0.1	
		AVDD to DGND	2.25		5.25	
Digital power supply		DVDD to DGND	2.7		5.25	V
ANALOG INPUTS ⁽¹⁾						
V _{IN}	Differential input voltage	V _(AINP) − V _(AINN) ⁽²⁾	−V _{REF} / Gain		V _{REF} / Gain	V
V _{CM}	Common-mode input voltage	(V _(AINP) + V _(AINN)) / 2	See Equation 3			V
VOLTAGE REFERENCE INPUTS ⁽³⁾						
V _{REF}	Differential reference input voltage	V _(REFPx) − V _(REFNx)	0.5		(AVDD − AVSS) − 1	V
V _(REFNx)	Absolute negative reference voltage		AVSS − 0.1		V _(REFPx) − 0.5	V
V _(REFPx)	Absolute positive reference voltage		V _(REFNx) + 0.5		AVDD + 0.1	V
EXTERNAL CLOCK INPUT ⁽⁴⁾						
f _{CLK}	External clock frequency		1		4.5	MHz
	External clock duty cycle		25%		75%	
GENERAL-PURPOSE INPUTS/OUTPUTS (GPIO)						
GPIO input voltage			AVSS		AVDD	V
DIGITAL INPUTS						
Digital input voltage			DGND		DVDD	V
TEMPERATURE RANGE						
T _A	Operating ambient temperature		−40		125	°C
	Specified ambient temperature		−40		105	°C

- (1) AIN_P and AIN_N denote the positive and negative inputs of the PGA.
- (2) For V_{REF} > 2.7 V, the differential input voltage must not exceed 2.7 V / Gain.
- (3) REFPx and REFNx denote the differential reference input pair (ADS1246, ADS1247), or one of the two available differential reference input pairs (ADS1248).
- (4) External clock only required if the internal oscillator is not used.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		ADS1246	ADS1247	ADS1248	UNIT
		PW (TSSOP)	PW (TSSOP)	PW (TSSOP)	
		16 PINS	20 PINS	28 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	95.2	87.6	54.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	28.8	21.2	11.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	41.1	39.9	13	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	1.5	0.8	0.5	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	40.4	39.2	12.7	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

7.5 Electrical Characteristics

Minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to 105°C . Typical specifications are at $T_A = 25^{\circ}\text{C}$. All specifications are at $AVDD = 5\text{ V}$, $DVDD = 3.3\text{ V}$, $AVSS = 0\text{ V}$, external $V_{REF} = 2.048\text{ V}$, and $f_{CLK} = 4.096\text{ MHz}$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUTS						
	Differential input current			100		pA
	Absolute input current			See Table 8		
PGA						
	PGA gain settings		1, 2, 4, 8, 16, 32, 64, 128			V/V
SYSTEM PERFORMANCE						
	Resolution			24		Bits
DR	Data rate		5, 10, 20, 40, 80, 160, 320, 640, 1000, 2000			SPS
	ADC conversion time			Single-cycle settling		
INL	Integral nonlinearity	Differential input, end point fit, Gain = 1, $V_{CM} = 2.5\text{ V}$		6	15	ppm
V_{IO}	Offset voltage (input referred)	After calibration ⁽¹⁾	-15		15	μV
	Offset drift			See Figure 9 to Figure 12		
	Gain error	$T_A = 25^{\circ}\text{C}$, all Gains, DR = 40 SPS, 80 SPS, or 160 SPS	-0.02%	$\pm 0.005\%$	0.02%	
	Gain drift			See Figure 17 to Figure 20		
	Noise			See Table 1 to Table 4		
NMRR	Normal-mode rejection			See Table 10		
CMRR	Common-mode rejection	At DC, Gain = 1	80	90		dB
		At DC, Gain = 32	90	125		
PSRR	Power-supply rejection	$AVDD / DVDD$ at DC, Gain = 32, DR = 80 SPS	100	135		dB
VOLTAGE REFERENCE INPUTS						
	Reference input current			30		nA
INTERNAL VOLTAGE REFERENCE						
V_{REF}	Internal reference voltage		2.038	2.048	2.058	V
	Reference drift ⁽²⁾	$T_A = 25^{\circ}\text{C}$ to 105°C		2	10	ppm/ $^{\circ}\text{C}$
		$T_A = -40^{\circ}\text{C}$ to 105°C		6	15	ppm/ $^{\circ}\text{C}$
	Output current ⁽³⁾		-10		10	mA
	Load regulation			50		$\mu\text{V}/\text{mA}$
	Start-up time			See Table 11		
INTERNAL OSCILLATOR						
	Internal oscillator frequency		3.89	4.096	4.3	MHz
EXCITATION CURRENT SOURCES (IDACs)						
	Output current settings		50, 100, 250, 500, 750, 1000, 1500			μA
	Compliance voltage	All currents		See Figure 41 and Figure 42		
	Absolute error	All currents, each IDAC	-6%	$\pm 1\%$	6%	
	Absolute mismatch	All currents, between IDACs		$\pm 0.15\%$		
	Temperature drift	Each IDAC		100		ppm/ $^{\circ}\text{C}$
	Temperature drift matching	Between IDACs		10		ppm/ $^{\circ}\text{C}$
BURN-OUT CURRENT SOURCES						
	Burn-out current source settings			0.5, 2, 10		μA

(1) Offset calibration on the order of noise.

(2) Specified by the combination of design and final production test.

(3) Do not exceed this loading on the internal voltage reference.

Electrical Characteristics (continued)

Minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to 105°C . Typical specifications are at $T_A = 25^{\circ}\text{C}$. All specifications are at $\text{AVDD} = 5\text{ V}$, $\text{DVDD} = 3.3\text{ V}$, $\text{AVSS} = 0\text{ V}$, external $V_{\text{REF}} = 2.048\text{ V}$, and $f_{\text{CLK}} = 4.096\text{ MHz}$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BIAS VOLTAGE						
Bias voltage			(AVDD + AVSS) / 2			V
Bias voltage output impedance			400			Ω
TEMPERATURE SENSOR						
Output voltage		T _A = 25°C	118			mV
Temperature coefficient			405			μV/°C
GENERAL-PURPOSE INPUTS/OUTPUTS (GPIO)						
V _{IL}	Low-level input voltage		AVSS	0.3 × AVDD		V
V _{IH}	High-level input voltage		0.7 × AVDD	AVDD		V
V _{OL}	Low-level output voltage	I _{OL} = 1 mA		0.2 × AVDD		V
V _{OH}	High-level output voltage	I _{OH} = 1 mA	0.8 × AVDD			V
DIGITAL INPUTS/OUTPUTS (other than GPIO)						
V _{IL}	Low-level input voltage		DGND	0.3 × DVDD		V
V _{IH}	High-level input voltage		0.7 × DVDD	DVDD		V
V _{OL}	Low-level output voltage	I _{OL} = 1 mA	DGND	0.2 × DVDD		V
V _{OH}	High-level output voltage	I _{OH} = 1 mA	0.8 × DVDD			V
Input leakage		DGND < V _{IN} < DVDD	−10	10		μA
POWER SUPPLY						
I _{AVDD}	Analog supply current	Power-down mode	0.1			μA
		Converting, AVDD = 3.3 V, DR = 20 SPS, external reference	200			
		Converting, AVDD = 5 V, DR = 20 SPS, external reference	225			
		Additional current with internal reference enabled	180			
I _{DVDD}	Digital supply current	Power-down mode	0.2			μA
		Normal operation, DVDD = 3.3 V, DR = 20 SPS, internal oscillator	210			
		Normal operation, DVDD = 5 V, DR = 20 SPS, internal oscillator	230			
P _D	Power dissipation	AVDD = DVDD = 5 V, DR = 20 SPS, internal oscillator, external reference	2.3			mW
		AVDD = DVDD = 3.3 V, DR = 20 SPS, internal oscillator, external reference	1.4			

7.6 Timing Requirements

At $T_A = -40^{\circ}\text{C}$ to 105°C and $\text{DVDD} = 2.7\text{ V}$ to 5.5 V (unless otherwise noted)

PARAMETER		MIN	NOM	MAX	UNIT
SERIAL INTERFACE (SEE Figure 1 AND Figure 2)					
t_{CSSC}	Delay time, First SCLK rising edge after $\overline{\text{CS}}$ falling edge	10			ns
t_{SCCS}	Delay time, $\overline{\text{CS}}$ rising edge after final SCLK falling edge	7			$t_{\text{CLK}}^{(1)}$
t_{CSPW}	Pulse duration, $\overline{\text{CS}}$ high	5			t_{CLK}
t_{SCLK}	SCLK period	488			ns
				64	Conversions
t_{SPWH}	Pulse duration, SCLK high	0.25		0.75	t_{SCLK}
t_{SPWL}	Pulse duration, SCLK low	0.25		0.75	t_{SCLK}
t_{DIST}	Setup time, DIN valid before SCLK falling edge	5			ns
t_{DIHD}	Hold time, DIN valid after SCLK falling edge	5			ns
t_{STD}	Setup time, SCLK low before $\overline{\text{DRDY}}$ rising edge	5			t_{CLK}
t_{DTS}	Delay time, SCLK rising edge after $\overline{\text{DRDY}}$ falling edge	1			t_{CLK}
MINIMUM START TIME PULSE DURATION (SEE Figure 3)					
t_{START}	Pulse duration, START high	3			t_{CLK}
RESET PULSE DURATION, SERIAL INTERFACE COMMUNICATION AFTER RESET (SEE Figure 4)					
t_{RESET}	Pulse duration, $\overline{\text{RESET}}$ low	4			t_{CLK}
t_{RHSC}	Delay time, SCLK rising edge (start of serial interface communication) after $\overline{\text{RESET}}$ rising edge	0.6 ⁽²⁾			ms



(1) $t_{\text{CLK}} = 1 / f_{\text{CLK}}$. The default clock frequency $f_{\text{CLK}} = 4.096\text{ MHz}$.

(2) Applicable only when $f_{\text{CLK}} = 4.096\text{ MHz}$, scales proportionally with f_{CLK} frequency.

7.7 Switching Characteristics


At $T_A = -40^{\circ}\text{C}$ to 105°C and $\text{DVDD} = 2.7\text{ V}$ to 5.5 V (unless otherwise noted; see [Figure 1](#) and [Figure 2](#))

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{DOPD}	Propagation delay time, SCLK rising edge to valid new DOUT	$\text{DVDD} \leq 3.6\text{ V}$				50	ns
		$\text{DVDD} > 3.6\text{ V}$				180	
t_{DOHD}	DOUT hold time			0			ns
t_{CSDO}	Propagation delay time, $\overline{\text{CS}}$ rising edge to DOUT high impedance					10	ns
t_{PWH}	Pulse duration, $\overline{\text{DRDY}}$ high			3			t_{CLK}


Figure 1. Serial Interface Timing, DRDY MODE Bit = 0


- (1) This timing diagram is applicable only when the $\overline{\text{CS}}$ pin is low. SCLK does not need to be low during t_{STD} when $\overline{\text{CS}}$ is high.
- (2) SCLK must only be sent in multiples of eight during partial retrieval of output data.

Figure 2. Serial Interface Timing to Allow Conversion Result Loading

Figure 3. Minimum Start Pulse Duration

Figure 4. Reset Pulse Duration and Serial Interface Communication After Reset

7.8 Typical Characteristics

At $T_A = 25^\circ\text{C}$, $AVDD = 5\text{ V}$, $AVSS = 0\text{ V}$, and external $V_{REF} = 2.5\text{ V}$ (unless otherwise noted)




Figure 5. Integral Nonlinearity vs Input Signal




Figure 6. Integral Nonlinearity vs Input Signal




Figure 7. Integral Nonlinearity vs Input Signal




Figure 8. Integral Nonlinearity vs Input Signal




Figure 9. Offset vs Temperature




Figure 10. Offset vs Temperature

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, $AVDD = 5\text{ V}$, $AVSS = 0\text{ V}$, and external $V_{REF} = 2.5\text{ V}$ (unless otherwise noted)




Figure 11. Offset vs Temperature




Figure 12. Offset vs Temperature




Figure 13. Offset vs Temperature




Figure 14. Offset vs Temperature




Figure 15. Offset vs Temperature




Figure 16. Offset vs Temperature

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, $AVDD = 5\text{ V}$, $AVSS = 0\text{ V}$, and external $V_{REF} = 2.5\text{ V}$ (unless otherwise noted)




Figure 17. Gain Error vs Temperature




Figure 18. Gain Error vs Temperature




Figure 19. Gain Error vs Temperature




Figure 20. Gain Error vs Temperature




Figure 21. Gain Error vs Temperature




Figure 22. Gain Error vs Temperature

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, $AVDD = 5\text{ V}$, $AVSS = 0\text{ V}$, and external $V_{REF} = 2.5\text{ V}$ (unless otherwise noted)




Figure 23. Gain Error vs Temperature




Figure 24. Gain Error vs Temperature




Figure 25. Noise Histogram Plot




Figure 26. Noise Histogram Plot




Figure 27. Noise Histogram Plot




Figure 28. Noise Histogram Plot

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, $AVDD = 5\text{ V}$, $AVSS = 0\text{ V}$, and external $V_{REF} = 2.5\text{ V}$ (unless otherwise noted)




Figure 29. RMS Noise vs Input Signal




Figure 30. RMS Noise vs Input Signal




Figure 31. CMRR vs Temperature




Figure 32. Power-Supply Rejection vs Gain




Figure 33. Internal V_{REF} Initial Accuracy Histogram




Figure 34. Internal V_{REF} vs Temperature

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, $AVDD = 5\text{ V}$, $AVSS = 0\text{ V}$, and external $V_{REF} = 2.5\text{ V}$ (unless otherwise noted)




Figure 35. Internal Reference Long-Term Drift




Figure 36. Data Rate Error vs Temperature




Figure 37. IDAC Initial Accuracy Histogram




Figure 38. IDAC Mismatch Histogram




Figure 39. IDAC Line Regulation




Figure 40. IDAC Drift

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, $AVDD = 5\text{ V}$, $AVSS = 0\text{ V}$, and external $V_{REF} = 2.5\text{ V}$ (unless otherwise noted)




Figure 41. IDAC Voltage Compliance




Figure 42. IDAC Voltage Compliance




Figure 43. Analog Supply Current vs Data Rate




Figure 44. Digital Supply Current vs Data Rate




Figure 45. Analog Supply Current vs Temperature






Figure 46. Digital Supply Current vs Temperature

ADS1246, ADS1247, ADS1248

SBAS426H –AUGUST 2008–REVISED MARCH 2016

www.ti.com
Typical Characteristics (continued)

 At $T_A = 25^\circ\text{C}$, $AVDD = 5\text{ V}$, $AVSS = 0\text{ V}$, and external $V_{REF} = 2.5\text{ V}$ (unless otherwise noted)

Figure 47. Analog Supply Current vs Temperature

Figure 48. Digital Supply Current vs Temperature

8 Parameter Measurement Information

8.1 Noise Performance

The ADC noise performance is optimized by adjusting the data rate and PGA setting. Generally, the lowest input-referred noise is achieved using the highest gain possible, consistent with the input signal range. Do not set the gain too high or the result is ADC overrange. Noise also depends on the output data rate. As the data rate reduces, the ADC bandwidth correspondingly reduces. This reduction in total bandwidth results in lower overall noise. [Table 1](#) to [Table 6](#) summarize the noise performance of the device. The data are representative of typical noise performance at $T_A = 25^{\circ}\text{C}$. The data shown are the result of averaging the readings from multiple devices and were measured with the inputs shorted together. A minimum of 128 consecutive readings were used to calculate the root mean square (RMS) and peak-to-peak (PP) noise for each reading.

[Table 1](#), [Table 3](#), and [Table 5](#) list the input-referred noise in units of μV_{RMS} and μV_{PP} for the conditions shown. [Table 2](#), [Table 4](#), and [Table 6](#) list the corresponding data in units of ENOB (effective number of bits) where ENOB for the RMS noise is defined as in [Equation 1](#):

$$\text{ENOB} = \ln((2 \cdot V_{\text{REF}}/\text{Gain}) / V_{\text{NRMS}}) / \ln(2)$$

where V_{NRMS} = Input referred RMS noise voltage

(1)

ENOB for the peak-to-peak noise is calculated with the same method.

[Table 3](#) to [Table 6](#) use the internal reference available on the ADS1247 and ADS1248. The data are also representative of the ADS1246 noise performance when using a low-noise external reference such as the [REF5025](#) or the [REF5020](#).

**Table 1. Noise in μV_{RMS} and (μV_{PP})
at AVDD = 5 V, AVSS = 0 V, and External Reference = 2.5 V**

DATA RATE (SPS)	PGA SETTING							
	1	2	4	8	16	32	64	128
5	1.1 (4.99)	0.68 (3.8)	0.37 (1.9)	0.19 (0.98)	0.1 (0.44)	0.07 (0.31)	0.05 (0.27)	0.05 (0.21)
10	1.53 (8.82)	0.82 (3.71)	0.5 (2.69)	0.27 (1.33)	0.15 (0.67)	0.08 (0.5)	0.06 (0.36)	0.07 (0.34)
20	2.32 (13.37)	1.23 (6.69)	0.71 (3.83)	0.34 (1.9)	0.18 (1.01)	0.12 (0.71)	0.10 (0.51)	0.09 (0.54)
40	2.72 (17.35)	1.33 (7.65)	0.68 (3.83)	0.38 (2.21)	0.22 (1.13)	0.14 (0.77)	0.15 (0.78)	0.14 (0.76)
80	3.56 (22.67)	1.87 (12.3)	0.81 (5.27)	0.5 (3.49)	0.3 (1.99)	0.19 (1.24)	0.19 (1.16)	0.18 (1.04)
160	5.26 (42.03)	2.52 (17.57)	1.32 (9.22)	0.67 (5.25)	0.41 (2.89)	0.26 (1.91)	0.27 (1.74)	0.26 (1.74)
320	9.39 (74.91)	4.68 (39.48)	2.69 (18.95)	1.24 (9.94)	0.68 (5.25)	0.45 (3.08)	0.38 (2.71)	0.36 (2.46)
640	13.21 (119.66)	6.93 (59.31)	3.59 (28.55)	1.53 (10.68)	0.95 (8.7)	0.63 (4.94)	0.53 (3.74)	0.5 (3.55)
1000	32.34 (443.91)	16.11 (185.67)	11.54 (92.23)	4.65 (37.55)	2.02 (23.14)	1.15 (12.29)	0.77 (7.42)	0.64 (4.98)
2000	32.29 (372.54)	15.99 (182.27)	8.02 (91.73)	4.08 (45.89)	2.19 (24.14)	1.36 (12.32)	1.08 (8.03)	1.0 (6.93)

**Table 2. Effective Number of Bits from RMS Noise and (Peak-to-Peak Noise)
at AVDD = 5 V, AVSS = 0 V, and External Reference = 2.5 V**

DATA RATE (SPS)	PGA SETTING							
	1	2	4	8	16	32	64	128
5	22.1 (19.9)	21.8 (19.3)	21.7 (19.3)	21.6 (19.3)	21.6 (19.4)	21.1 (18.9)	20.6 (18.1)	19.6 (17.5)
10	21.6 (19.1)	21.5 (19.4)	21.3 (18.8)	21.1 (18.8)	21 (18.8)	20.9 (18.3)	20.3 (17.7)	19.1 (16.8)
20	21 (18.5)	21 (18.5)	20.7 (18.3)	20.8 (18.3)	20.7 (18.2)	20.3 (17.7)	19.6 (17.2)	18.7 (16.1)
40	20.8 (18.1)	20.8 (18.3)	20.8 (18.3)	20.6 (18.1)	20.4 (18.1)	20.1 (17.6)	19 (16.6)	18.1 (15.6)
80	20.4 (17.8)	20.4 (17.6)	20.6 (17.9)	20.3 (17.5)	20 (17.3)	19.6 (16.9)	18.6 (16)	17.7 (15.2)
160	19.9 (16.9)	19.9 (17.1)	19.9 (17)	19.8 (16.9)	19.5 (16.7)	19.2 (16.3)	18.1 (15.5)	17.2 (14.5)
320	19 (16)	19 (16)	18.8 (16)	18.9 (15.9)	18.8 (15.9)	18.4 (15.6)	17.6 (14.8)	16.7 (14)
640	18.5 (15.4)	18.5 (15.4)	18.4 (15.4)	18.6 (15.8)	18.3 (15.1)	17.9 (14.9)	17.2 (14.4)	16.3 (13.4)
1000	17.2 (13.5)	17.2 (13.7)	16.7 (13.7)	17 (14)	17.2 (13.7)	17.1 (13.6)	16.6 (13.4)	15.9 (12.9)
2000	17.2 (13.7)	17.3 (13.7)	17.2 (13.7)	17.2 (13.7)	17.1 (13.7)	16.8 (13.6)	16.1 (13.2)	15.3 (12.5)

**Table 3. Noise in μV_{RMS} and (μV_{PP})
at AVDD = 5 V, AVSS = 0 V, and Internal Reference = 2.048 V**

DATA RATE (SPS)	PGA SETTING							
	1	2	4	8	16	32	64	128
5	1.35 (7.78)	0.7 (4.17)	0.35 (2.03)	0.17 (0.95)	0.1 (0.53)	0.06 (0.32)	0.05 (0.31)	0.05 (0.29)
10	1.8 (10.82)	0.88 (5.26)	0.5 (2.75)	0.24 (1.47)	0.13 (0.8)	0.09 (0.49)	0.07 (0.39)	0.07 (0.4)
20	2.62 (14.32)	1.22 (7.05)	0.66 (3.88)	0.35 (2.05)	0.19 (1.09)	0.12 (0.66)	0.1 (0.61)	0.1 (0.55)
40	2.64 (16.29)	1.34 (7.75)	0.69 (4.06)	0.35 (2.07)	0.21 (1.15)	0.15 (0.85)	0.14 (0.81)	0.13 (0.75)
80	3.69 (23.62)	1.82 (10.81)	0.89 (5.48)	0.51 (2.68)	0.3 (1.69)	0.21 (1.32)	0.2 (1.09)	0.18 (0.98)
160	5.7 (35.74)	2.63 (16.9)	1.34 (8.82)	0.68 (4.24)	0.4 (2.65)	0.3 (1.92)	0.28 (1.88)	0.26 (1.57)
320	9.67 (67.44)	4.95 (35.3)	2.59 (17.52)	1.29 (8.86)	0.72 (4.35)	0.49 (3.03)	0.4 (2.44)	0.37 (2.34)
640	13.66 (93.06)	7.04 (45.2)	3.63 (18.73)	1.84 (12.97)	1.02 (6.51)	0.68 (4.2)	0.58 (3.69)	0.53 (3.5)
1000	31.18 (284.59)	16 (129.77)	7.58 (61.3)	3.98 (33.04)	2.08 (16.82)	1.16 (9.08)	0.83 (5.42)	0.68 (4.65)
2000	31.42 (273.39)	15.45 (130.68)	8.07 (67.13)	4.06 (36.16)	2.29 (19.22)	1.38 (9.87)	1.06 (6.93)	1.0 (6.48)

**Table 4. Effective Number of Bits from RMS Noise and (Peak-to-Peak Noise)
at AVDD = 5 V, AVSS = 0 V, and Internal Reference = 2.048 V**

DATA RATE (SPS)	PGA SETTING							
	1	2	4	8	16	32	64	128
5	21.5 (19)	21.5 (18.9)	21.5 (18.9)	21.5 (19)	21.3 (18.9)	21 (18.6)	20.2 (17.7)	19.2 (16.8)
10	21.1 (18.5)	21.1 (18.6)	21 (18.4)	21 (18.4)	20.9 (18.3)	20.5 (18)	19.8 (17.3)	18.7 (16.3)
20	20.6 (18.1)	20.7 (18.1)	20.6 (18)	20.5 (17.9)	20.4 (17.8)	20.1 (17.6)	19.2 (16.7)	18.3 (15.8)
40	20.6 (17.9)	20.5 (18)	20.5 (17.9)	20.5 (17.9)	20.2 (17.8)	19.7 (17.2)	18.8 (16.3)	17.9 (15.4)
80	20.1 (17.4)	20.1 (17.5)	20.1 (17.5)	20 (17.5)	19.7 (17.2)	19.2 (16.6)	18.3 (15.8)	17.5 (15)
160	19.5 (16.8)	19.6 (16.9)	19.5 (16.8)	19.5 (16.9)	19.3 (16.6)	18.7 (16)	17.8 (15.1)	16.9 (14.3)
320	18.7 (15.9)	18.7 (15.8)	18.6 (15.8)	18.6 (15.8)	18.4 (15.8)	18 (15.4)	17.3 (14.7)	16.4 (13.7)
640	18.2 (15.4)	18.1 (15.5)	18.1 (15.7)	18.1 (15.3)	17.9 (15.3)	17.5 (14.9)	16.8 (14.1)	15.9 (13.2)
1000	17 (13.8)	17 (13.9)	17 (14)	17 (13.9)	16.9 (13.9)	16.8 (13.8)	16.2 (13.5)	15.5 (12.7)
2000	17 (13.9)	17 (13.9)	17 (13.9)	16.9 (13.8)	16.8 (13.7)	16.5 (13.7)	15.9 (13.2)	15 (12.3)

**Table 5. Noise in μV_{RMS} and (μV_{PP})
at AVDD = 3 V, AVSS = 0 V, and Internal Reference = 2.048 V**

DATA RATE (SPS)	PGA SETTING							
	1	2	4	8	16	32	64	128
5	2.5 (14.24)	1.32 (6.92)	0.67 (3.48)	0.32 (1.68)	0.17 (0.9)	0.09 (0.51)	0.08 (0.42)	0.07 (0.39)
10	3.09 (16.85)	1.69 (9.32)	0.82 (4.68)	0.42 (2.41)	0.23 (1.18)	0.11 (0.63)	0.11 (0.66)	0.1 (0.55)
20	4.55 (24.74)	2.19 (12.82)	1.07 (5.94)	0.55 (3.38)	0.28 (1.66)	0.16 (1.0)	0.15 (0.92)	0.14 (0.87)
40	5.06 (34.59)	2.39 (14.49)	1.27 (7.75)	0.66 (4.01)	0.36 (2.18)	0.21 (1.16)	0.21 (1.27)	0.15 (0.84)
80	6.63 (43.46)	3.28 (20.22)	1.79 (10.64)	0.89 (5.48)	0.47 (2.95)	0.29 (1.63)	0.28 (1.64)	0.21 (1.24)
160	9.75 (68.28)	4.89 (32.19)	2.36 (17.74)	1.26 (9.87)	0.65 (4.77)	0.4 (2.6)	0.4 (2.7)	0.3 (2.12)
320	19.22 (140.06)	9.8 (82.24)	4.81 (32.74)	2.47 (18.59)	1.27 (9.45)	0.71 (5.83)	0.5 (3.36)	0.43 (2.86)
640	27.07 (192.96)	13.54 (100.26)	6.88 (49.07)	3.4 (25.93)	1.76 (12.49)	1.02 (7.49)	0.71 (4.81)	0.6 (4.06)
1000	40.83 (388.28)	20.39 (185.96)	10.39 (89.38)	5.09 (43.28)	2.66 (22.78)	1.45 (11.01)	0.93 (6.74)	0.74 (4.86)
2000	42.06 (322.85)	21.15 (166.75)	10.66 (92.68)	5.61 (44.08)	2.92 (23.06)	1.68 (11.71)	1.19 (8.23)	1.05 (6.97)

**Table 6. Effective Number of Bits from RMS and (Peak-to-Peak Noise)
at AVDD = 3 V, AVSS = 0 V, and Internal Reference = 2.048 V**

DATA RATE (SPS)	PGA SETTING							
	1	2	4	8	16	32	64	128
5	20.6 (18.1)	20.6 (18.2)	20.5 (18.2)	20.6 (18.2)	20.5 (18.1)	20.4 (17.9)	19.6 (17.2)	18.8 (16.3)
10	20.3 (17.9)	20.2 (17.7)	20.3 (17.7)	20.2 (17.7)	20.1 (17.7)	20.1 (17.6)	19.1 (16.6)	18.3 (15.8)
20	19.8 (17.3)	19.8 (17.3)	19.9 (17.4)	19.8 (17.2)	19.8 (17.2)	19.6 (17)	18.7 (16.1)	17.8 (15.2)
40	19.6 (16.9)	19.7 (17.1)	19.6 (17.0)	19.6 (17)	19.5 (16.8)	19.2 (16.8)	18.2 (15.6)	17.7 (15.2)
80	19.2 (16.5)	19.3 (16.6)	19.1 (16.6)	19.1 (16.5)	19 (16.4)	18.7 (16.3)	17.8 (15.3)	17.2 (14.7)
160	18.7 (15.9)	18.7 (16)	18.7 (15.8)	18.6 (15.7)	18.6 (15.7)	18.3 (15.6)	17.3 (14.5)	16.7 (13.9)
320	17.7 (14.8)	17.7 (14.6)	17.7 (14.9)	17.7 (14.7)	17.6 (14.7)	17.5 (14.4)	17 (14.2)	16.2 (13.4)
640	17.2 (14.4)	17.2 (14.3)	17.2 (14.3)	17.2 (14.3)	17.1 (14.3)	16.9 (14.1)	16.5 (13.7)	15.7 (12.9)
1000	16.6 (13.4)	16.6 (13.4)	16.6 (13.5)	16.6 (13.5)	16.6 (13.5)	16.4 (13.5)	16.1 (13.2)	15.4 (12.7)
2000	16.6 (13.6)	16.6 (13.6)	16.6 (13.4)	16.5 (13.5)	16.4 (13.4)	16.2 (13.4)	15.7 (12.9)	14.9 (12.2)

9 Detailed Description

9.1 Overview

The ADS1246, ADS1247 and ADS1248 devices are highly integrated 24-bit data converters. The devices include a low-noise, high-input impedance programmable gain amplifier (PGA), a delta-sigma ($\Delta\Sigma$) ADC with an adjustable single-cycle settling digital filter, internal oscillator, and an SPI-compatible serial interface.

The ADS1247 and ADS1248 also include a flexible input multiplexer with system monitoring capability and general-purpose I/O settings, a very low-drift voltage reference, and two matched current sources for sensor excitation. Figure 49 and Figure 50 show the various functions incorporated in each device.

9.2 Functional Block Diagram




Figure 49. ADS1246 Block Diagram




Figure 50. ADS1247, ADS1248 Block Diagram

9.3 Feature Description

9.3.1 ADC Input and Multiplexer

The ADC measures the input signal through the onboard PGA. All analog inputs are connected to the internal AIN_P or AIN_N analog inputs through the analog multiplexer. [Figure 51](#) shows a block diagram of the analog input multiplexer.

The input multiplexer connects to eight (ADS1248) or four (ADS1247) analog inputs. Any analog input pin can be selected as the positive input or negative input through the MUX0 register, while the ADS1246 has AIN_P and $AINN$ connections for a single differential channel. The multiplexer also allows the on-chip excitation current and bias voltage to be selected to a specific channel.

Through the input multiplexer, the ambient temperature (internal temperature sensor), $AVDD$, $DVDD$, and external reference are all selectable for measurement. See [System Monitor](#) for details.

On the ADS1247 and ADS1248, the analog inputs can also be configured as general-purpose inputs and outputs (GPIOs). See [General-Purpose Digital I/O](#) for more details.




Figure 51. Analog Input Multiplexer Circuit

ESD diodes protect the ADC inputs. To prevent these diodes from turning on, make sure the voltages on the analog input pins do not drop below AVSS by more than 100 mV, and do not exceed AVDD by more than 100 mV, as shown in Equation 2. The same caution is true if the inputs are configured to be GPIOs.

$$AVSS - 100 \text{ mV} < V_{(AINX)} < AVDD + 100 \text{ mV} \quad (2)$$

9.3.2 Low-Noise PGA

The ADS1246, ADS1247, and ADS1248 feature a low-drift, low-noise, high input impedance programmable gain amplifier (PGA). The PGA can be set to gains of 1, 2, 4, 8, 16, 32, 64, or 128 by register SYS0. Figure 52 shows a simplified diagram of the PGA.

The PGA consists of two chopper-stabilized amplifiers (A1 and A2) and a resistor feedback network that sets the gain of the PGA. The PGA input is equipped with an electromagnetic interference (EMI) filter, as shown in Figure 52. Note that as with any PGA, ensure that the input voltage stays within the specified common-mode input range. The common-mode input voltage (V_{CM}) must be within the range shown in Equation 3.

$$\left(AVSS + 0.1 \text{ V} + \frac{V_{INMAX} \cdot \text{Gain}}{2} \right) \leq V_{CM} \leq \left(AVDD - 0.1 \text{ V} - \frac{V_{INMAX} \cdot \text{Gain}}{2} \right) \quad (3)$$




Figure 52. Simplified Diagram of the PGA

Gain is changed inside the device using a variable resistor, R_G . The differential full-scale input voltage range (FSR) of the PGA is defined by the gain setting and the reference voltage used, as shown in Equation 4.

$$FSR = \pm V_{REF} / \text{Gain} \quad (4)$$

Table 7 shows the corresponding full-scale input ranges when using the internal 2.048-V reference.

Table 7. PGA Full-Scale Range

PGA GAIN SETTING	FSR
1	±2.048 V
2	±1.024 V
4	±0.512 V
8	±0.256 V
16	±0.128 V
32	±0.064 V
64	±0.032 V
128	±0.016 V

9.3.2.1 PGA Common-Mode Voltage Requirements

To stay within the linear operating range of the PGA, the input signals must meet certain requirements that are discussed in this section.

The outputs of both amplifiers (A1 and A2) in [Figure 52](#) can not swing closer to the supplies (AVSS and AVDD) than 100 mV. If the outputs OUT_P and OUT_N are driven to within 100 mV of the supply rails, the amplifiers saturate and consequently become nonlinear. To prevent this nonlinear operating condition, the output voltages must meet [Equation 5](#).

$$AVSS + 0.1 \text{ V} \leq V_{(OUTN)}, V_{(OUTP)} \leq AVDD - 0.1 \text{ V} \quad (5)$$

Translating the requirements of [Equation 5](#) into requirements referred to the PGA inputs (AIN_P and AIN_N) is beneficial because there is no direct access to the outputs of the PGA. The PGA employs a symmetrical design; therefore, the common-mode voltage at the output of the PGA can be assumed to be the same as the common-mode voltage of the input signal, as shown in [Figure 53](#).




Figure 53. PGA Common-Mode Voltage

The common-mode voltage is calculated using [Equation 6](#).

$$V_{CM} = \frac{1}{2} (V_{(AINP)} + V_{(AINN)}) = \frac{1}{2} (V_{(OUTP)} + V_{(OUTN)}) \quad (6)$$

The voltages at the PGA inputs (AIN_P and AIN_N) can be expressed as [Equation 7](#) and [Equation 8](#).

$$V_{(AINP)} = V_{CM} + \frac{1}{2} V_{IN} \quad (7)$$

$$V_{(AINN)} = V_{CM} - \frac{1}{2} V_{IN} \quad (8)$$

The output voltages (V_(OUTP) and V_(OUTN)) can then be calculated as [Equation 9](#) and [Equation 10](#).

$$V_{(OUTP)} = V_{CM} + \frac{1}{2} \text{Gain} \cdot V_{IN} \quad (9)$$

$$V_{(OUTN)} = V_{CM} - \frac{1}{2} \text{Gain} \cdot V_{IN} \quad (10)$$

The requirements for the output voltages of amplifiers A1 and A2 ([Equation 5](#)) can now be translated into requirements for the input common-mode voltage range using [Equation 9](#) and [Equation 10](#), which are given in [Equation 11](#) and [Equation 12](#).

$$V_{CM (MIN)} \geq AVSS + 0.1 \text{ V} + \frac{1}{2} \text{Gain} \cdot V_{IN (MAX)} \quad (11)$$

$$V_{CM (MAX)} \leq AVDD - 0.1 \text{ V} - \frac{1}{2} \text{Gain} \cdot V_{IN (MAX)} \quad (12)$$

To calculate the minimum and maximum common-mode voltage limits, the maximum differential input voltage (V_{IN (MAX)}) that occurs in the application must be used. V_{IN (MAX)} can be less than the maximum possible full-scale value.

9.3.2.2 PGA Common-Mode Voltage Calculation Example

The following paragraphs explain how to apply [Equation 11](#) and [Equation 12](#) to a hypothetical application. The setup for this example is $AVDD = 3.3\text{ V}$, $AVSS = 0\text{ V}$, and gain = 16, using an external reference, $V_{REF} = 2.5\text{ V}$. The maximum possible differential input voltage $V_{IN} = (V_{(AINP)} - V_{(AINN)})$ that can be applied is then limited to the full-scale range of $FSR = \pm 2.5\text{ V} / 16 = \pm 0.156\text{ V}$. Consequently, [Equation 11](#) and [Equation 12](#) yield an allowed V_{CM} range of $1.35\text{ V} \leq V_{CM} \leq 1.95\text{ V}$.

If the sensor signal connected to the inputs in this hypothetical application does not make use of the entire full-scale range but is limited to $V_{IN(MAX)} = \pm 0.1\text{ V}$, for example, then this reduced input signal amplitude relaxes the V_{CM} restriction to $0.9\text{ V} \leq V_{CM} \leq 2.4\text{ V}$.

In the case of a fully-differential sensor signal, each input (A_{INP} , A_{INN}) can swing up to $\pm 50\text{ mV}$ around the common-mode voltage $(V_{(AINP)} + V_{(AINN)}) / 2$, which must remain between the limits of 0.9 V and 2.4 V . The output of a symmetrical wheatstone bridge is an example of a fully-differential signal. [Figure 54](#) shows a situation where the common-mode voltage of the input signal is at the lowest limit. $V_{(OUTN)}$ is exactly at 0.1 V in this case. Any further decrease in common-mode voltage (V_{CM}) or increase in differential input voltage (V_{IN}) drives $V_{(OUTN)}$ below 0.1 V and saturates amplifier A2.




Figure 54. Example where V_{CM} is at Lowest Limit

In contrast, the signal of an RTD is of a pseudo-differential nature (if implemented as shown in one of the application example sections, [3-Wire RTD Measurement](#)), where the negative input is held at a constant voltage other than 0 V and only the voltage on the positive input changes. When a pseudo-differential signal must be measured, the negative input in this example must be biased at a voltage from 0.85 V to 2.35 V . The positive input can then swing up to $V_{IN(MAX)} = 100\text{ mV}$ above the negative input. In this case, the common-mode voltage changes at the same time the voltage on the positive input changes. That is, while the input signal swings between $0\text{ V} \leq V_{IN} \leq V_{IN(MAX)}$, the common-mode voltage swings between $V_{(AINN)} \leq V_{CM} \leq V_{(AINN)} + \frac{1}{2} V_{IN(MAX)}$. Satisfying the common-mode voltage requirements for the maximum input voltage $V_{IN(MAX)}$ ensures the requirements are met throughout the entire signal range.

[Figure 55](#) and [Figure 56](#) show examples of both fully-differential and pseudo-differential signals, respectively.




Figure 55. Fully-Differential Input Signal




Figure 56. Pseudo-Differential Input Signal

NOTE

With a unipolar power supply, the input range does not extend to the ground. Equation 11 and Equation 12 show the common-mode voltage requirements.

- $V_{CM (MIN)} \geq AVSS + 0.1 \text{ V} + \frac{1}{2} \text{ Gain} \cdot V_{IN (MAX)}$
- $V_{CM (MAX)} \leq AVDD - 0.1 \text{ V} - \frac{1}{2} \text{ Gain} \cdot V_{IN (MAX)}$

9.3.2.3 Analog Input Impedance

The device inputs are buffered through a high-input impedance PGA before they reach the $\Delta\Sigma$ modulator. For the majority of applications, the input current is minimal and can be neglected. However, because the PGA is chopper-stabilized for noise and offset performance, the input impedance is best described as a small absolute input current. The absolute input current for selected channels is approximately proportional to the selected modulator clock. Table 8 shows the typical values for these currents with a differential voltage coefficient and the corresponding input impedances over data rate.

Table 8. Typical Values for Analog Input Current over Data Rate⁽¹⁾

CONDITION	ABSOLUTE INPUT CURRENT	EFFECTIVE INPUT IMPEDANCE
DR = 5 SPS, 10 SPS, 20 SPS	$\pm (0.5 \text{ nA} + 0.1 \text{ nA/V})$	5000 M Ω
DR = 40 SPS, 80 SPS, 160 SPS	$\pm (2 \text{ nA} + 0.5 \text{ nA/V})$	1200 M Ω
DR = 320 SPS, 640 SPS, 1 kSPS	$\pm (4 \text{ nA} + 1 \text{ nA/V})$	600 M Ω
DR = 2 kSPS	$\pm (8 \text{ nA} + 2 \text{ nA/V})$	300 M Ω

(1) Input current with $V_{CM} = 2.5 \text{ V}$, $T_A = 25^\circ\text{C}$, $AVDD = 5 \text{ V}$, and $AVSS = 0 \text{ V}$.

9.3.3 Clock Source

The device can use either the internal oscillator or an external clock. Connect the CLK pin to DGND before power up or reset to activate the internal oscillator. Connecting an external clock to the CLK pin at any time deactivates the internal oscillator, with the device then operating on the external clock. After the device switches to the external clock, it cannot be switched back to the internal oscillator without cycling the power supplies or resetting the device.

9.3.4 Modulator

A third-order delta-sigma modulator is used in the ADS1246, ADS1247, and ADS1248 devices. The modulator converts the analog input voltage into a pulse code modulated (PCM) data stream. To save power, the modulator clock runs from 32 kHz up to 512 kHz for different data rates, as shown in [Table 9](#).

Table 9. Modulator Clock Frequency for Different Data Rates

DATA RATE (SPS)	MODULATOR RATE (f_{MOD}) ⁽¹⁾ (kHz)	f_{CLK}/f_{MOD}
5, 10, 20	32	128
40, 80, 160	128	32
320, 640, 1000	256	16
2000	512	8

(1) Using the internal oscillator or an external 4.096-MHz clock.

9.3.5 Digital Filter

The ADC uses linear-phase finite impulse response (FIR) digital filters that can be adjusted for different output data rates. The digital filter always settles in a single cycle.

[Table 10](#) shows the exact data rates when an external clock equal to 4.096 MHz is used. Also shown is the signal –3-dB bandwidth, and the 50-Hz and 60-Hz attenuation. For good 50-Hz or 60-Hz rejection, use a data rate of 20 SPS or slower.

The frequency responses of the digital filter are shown in [Figure 57](#) to [Figure 67](#). [Figure 60](#) illustrates a detailed view of the filter frequency response from 48 Hz to 62 Hz for a 20-SPS data rate. All filter plots are generated with a 4.096-MHz external clock.

Data rates and digital filter frequency responses scale proportionally with changes in the system clock frequency. The internal oscillator frequency has a variation, as specified in [Electrical Characteristics](#) that will also affect data rates and the digital filter frequency response.

Table 10. Digital Filter Specifications⁽¹⁾

NOMINAL DATA RATE	ACTUAL DATA RATE	–3-dB BANDWIDTH	ATTENUATION			
			$f_{IN} = 50 \text{ Hz} \pm 0.3 \text{ Hz}$	$f_{IN} = 60 \text{ Hz} \pm 0.3 \text{ Hz}$	$f_{IN} = 50 \text{ Hz} \pm 1 \text{ Hz}$	$f_{IN} = 60 \text{ Hz} \pm 1 \text{ Hz}$
5 SPS	5.018 SPS	2.26 Hz	–106 dB	–74 dB	–81 dB	–69 dB
10 SPS	10.037 SPS	4.76 Hz	–106 dB	–74 dB	–80 dB	–69 dB
20 SPS	20.075 SPS	14.8 Hz	–71 dB	–74 dB	–66 dB	–68 dB
40 SPS	40.15 SPS	9.03 Hz	—	—	—	—
80 SPS	80.301 SPS	19.8 Hz	—	—	—	—
160 SPS	160.6 SPS	118 Hz	—	—	—	—
320 SPS	321.608 SPS	154 Hz	—	—	—	—
640 SPS	643.21 SPS	495 Hz	—	—	—	—
1000 SPS	1000 SPS	732 Hz	—	—	—	—
2000 SPS	2000 SPS	1465 Hz	—	—	—	—

(1) Values shown for $f_{CLK} = 4.096 \text{ MHz}$.




Figure 57. Filter Profile with Data Rate = 5 SPS




Figure 58. Filter Profile with Data Rate = 10 SPS




Figure 59. Filter Profile with Data Rate = 20 SPS




Figure 60. Detailed View of Filter Profile with Data Rate = 20 SPS Between 48 Hz and 62 Hz




Figure 61. Filter Profile with Data Rate = 40 SPS









Figure 62. Filter Profile with Data Rate = 80 SPS


Figure 63. Filter Profile with Data Rate = 160 SPS

Figure 64. Filter Profile with Data Rate = 320 SPS

Figure 65. Filter Profile with Data Rate = 640 SPS

Figure 66. Filter Profile with Data Rate = 1 kSPS

Figure 67. Filter Profile with Data Rate = 2 kSPS

9.3.6 Voltage Reference Input

The voltage reference for the device is the differential voltage between REFP and REFN, given by [Equation 13](#):

$$V_{REF} = V_{(REFP)} - V_{(REFN)} \quad (13)$$

In the case of the ADS1246, these pins are dedicated inputs. For the ADS1247 and ADS1248, there is a multiplexer that selects the reference inputs, as shown in [Figure 68](#). The reference input uses a buffer to increase the input impedance.

As with the analog inputs, REFP0 and REFN0 can be configured as digital I/Os on the ADS1247 and ADS1248.




Figure 68. Reference Input Multiplexer

The reference input circuit has ESD diodes to protect the inputs. To prevent the diodes from turning on, make sure the voltage on the reference input pin is not less than $AVSS - 100 \text{ mV}$, and does not exceed $AVDD + 100 \text{ mV}$, as shown in [Equation 14](#).

$$AVSS - 100 \text{ mV} < (V_{(REFP)} \text{ or } V_{(REFN)}) < AVDD + 100 \text{ mV} \quad (14)$$

9.3.7 Internal Voltage Reference

The ADS1247 and ADS1248 have an internal voltage reference with a low temperature coefficient. The output of the voltage reference is 2.048 V (nominal) with the capability of both sourcing and sinking up to 10 mA of current.

The voltage reference must have a capacitor connected between VREFOUT and VREFCOM. The value of the capacitance must be in the range of 1 μF to 47 μF . Large values provide more noise filtering of the reference; however, the turnon time increases with capacitance, as shown in [Table 11](#). For stability reasons, VREFCOM must have a path with an impedance less than 10 Ω to AC ground nodes, such as GND (for a 0-V to 5-V analog power supply), or AVSS (for a $\pm 2.5\text{-V}$ analog power supply). In case this impedance is higher than 10 Ω , connect a capacitor of at least 0.1 μF between VREFCOM and an AC ground node (for example, GND).

NOTE

Because time is required for the voltage reference to settle to the final voltage, take care when the device is turned off between conversions. Allow adequate time for the internal reference to fully settle before starting a new conversion.

Table 11. Internal Reference Settling Time

VREFOUT CAPACITOR	SETTLING ERROR	TIME TO REACH THE SETTLING ERROR
1 μF	$\pm 0.5\%$	70 μs
	$\pm 0.1\%$	110 μs
4.7 μF	$\pm 0.5\%$	290 μs
	$\pm 0.1\%$	375 μs
47 μF	$\pm 0.5\%$	2.2 ms
	$\pm 0.1\%$	2.4 ms

The internal reference is controlled by the MUX1 register; by default, the internal reference is off after power up (see [ADS1247 and ADS1248 Detailed Register Definitions](#) for more details). Therefore, the internal reference must first be turned on and then connected through the internal reference multiplexer. Because the internal reference is used to generate the current reference for the excitation current sources, it must be turned on before the excitation currents become available.

9.3.8 Excitation Current Sources

The ADS1247 and ADS1248 provide two matched excitation current sources (IDACs) for RTD applications. For three-wire RTD applications, the matched current sources can be used to cancel the errors caused by sensor lead resistance. The output current of the IDACs can be programmed to 50 μA , 100 μA , 250 μA , 500 μA , 750 μA , 1000 μA , or 1500 μA .

The two matched current sources can be connected to dedicated current output pins IEXC1 and IEXC2 (ADS1248 only), or to any analog input pin (ADS1247 and ADS1248); see [ADS1247 and ADS1248 Detailed Register Definitions](#) for more information. Both current sources can be connected to the same pin. The internal reference must be turned on and the proper amount of capacitance applied to VREFOUT when using the excitation current sources.

9.3.9 Sensor Detection

To help detect a possible sensor malfunction, the device provides selectable current sources (0.5 μA , 2 μA , or 10 μA) to act as burn-out current sources. When enabled, one current source sources current to the selected positive analog input (AIN_P) while the other current source sinks current from the selected negative analog input (AIN_N).

In case of an open circuit in the sensor, these burn-out current sources pull the positive input towards AVDD and the negative input towards AVSS, resulting in a full-scale reading. A full-scale reading may also indicate that the sensor is overloaded or that the reference voltage is absent. A near-zero reading may indicate a shorted sensor. The absolute value of the burn-out current sources typically varies by $\pm 10\%$ and the internal multiplexer adds a small series resistance. Therefore, distinguishing a shorted sensor condition from a normal reading can be difficult, especially if an RC filter is used at the inputs. In other words, even if the sensor is shorted, the voltage drop across the external filter resistance and the residual resistance of the multiplexer causes the output to read a value higher than zero.

The ADC readings of a functional sensor may be corrupted when the burn-out current sources are enabled. TI recommends disabling the burn-out current sources when performing the precision measurement, and only enabling them to test for sensor fault conditions.

9.3.10 Bias Voltage Generation

A selectable bias voltage is provided for use with unbiased thermocouples. The bias voltage is $(\text{AVDD} + \text{AVSS}) / 2$ and can be applied to any analog input channel through the internal input multiplexer. The bias voltage turnon times for different sensor capacitances are listed in [Table 12](#).

The internal bias voltage generator, when selected on multiple channels, causes them to be internally shorted. Because of this, take care to limit the amount of current that may flow through the device. TI recommends that under no circumstances should more than 5 mA be allowed to flow through this path. This applies when the device is in operation and when it is powered down.

Table 12. Bias Voltage Settling Time

SENSOR CAPACITANCE	SETTLING TIME
0.1 μF	220 μs
1 μF	2.2 ms
10 μF	22 ms
200 μF	450 ms

9.3.11 General-Purpose Digital I/O

The ADS1248 has eight pins and the ADS1247 has four pins that serve a dual purpose as either analog inputs or general-purpose digital inputs and outputs (GPIOs).

Three registers control the function of the GPIO pins. Use the GPIO configuration register (IOCFG) to enable a pin as a GPIO pin. The GPIO direction register (IODIR) configures the GPIO pin as either an input or an output. Finally, the GPIO data register (IODAT) contains the GPIO data. If a GPIO pin is configured as an input, the respective IODAT[x] bit reads the status of the pin; if a GPIO pin is configured as an output, write the output status to the respective IODAT[x] bit. For more information about the use of GPIO pins, please see the [ADS1247 and ADS1248 Detailed Register Definitions](#) section.

Figure 69 shows a diagram of how these functions are combined onto a single pin. Note that when the pin is configured as a GPIO, the corresponding logic is powered from AVDD and AVSS. When the ADS1247 and ADS1248 are operated with bipolar analog supplies, the GPIO outputs bipolar voltages. Care must be taken loading the GPIO pins when used as outputs because large currents can cause droop or noise on the analog supplies.




Figure 69. Analog and Data Interface Pin

9.3.12 System Monitor

The ADS1247 and ADS1248 provide a system monitor function. This function can measure the analog power supply, digital power supply, external voltage reference, or ambient temperature. Note that the system monitor function provides a coarse result. When the system monitor is enabled, the analog inputs are disconnected.

9.3.12.1 Power-Supply Monitor

The system monitor can measure the analog or digital power supply. When measuring the power supply (V_{SP}), the resulting conversion is approximately 1/4 of the actual power supply voltage, as shown in [Equation 15](#).

$$\text{Conversion Result} = (V_{SP} / 4) / V_{REF} \quad (15)$$

9.3.12.2 External Voltage Reference Monitor

The ADC can measure the external voltage reference. In this configuration, the monitored external voltage reference (V_{REX}) is connected to the analog input. The result (conversion code) is approximately 1/4 of the actual reference voltage, as shown in [Equation 16](#).

$$\text{Conversion Result} = (V_{REX} / 4) / V_{REF} \quad (16)$$

NOTE

The internal reference voltage must be enabled when measuring an external voltage reference using the system monitor.

9.3.12.3 Ambient Temperature Monitor

On-chip diodes provide temperature-sensing capability. When selecting the temperature monitor function, the anodes of two diodes are connected to the ADC. Typically, the difference in diode voltage is 118 mV at $T_A = 25^\circ\text{C}$ with a temperature coefficient of $405 \mu\text{V}/^\circ\text{C}$.

9.4 Device Functional Modes

9.4.1 Power Up

When DVDD is powered up, the internal power-on reset module generates a pulse that resets all digital circuitry. All the digital circuits are held in a reset state for 2^{16} system clocks to allow the analog circuits and the internal digital power supply to settle. SPI communication cannot occur until the internal reset is released.

9.4.2 Reset

When the $\overline{\text{RESET}}$ pin goes low, the device is immediately reset. All registers are restored to default values. The device stays in reset mode as long as the $\overline{\text{RESET}}$ pin stays low. When the $\overline{\text{RESET}}$ pin goes high, the ADC comes out of reset mode and is able to convert data. After the $\overline{\text{RESET}}$ pin goes high, and when the system clock frequency is 4.096 MHz, the digital filter and the registers are held in a reset state for 0.6 ms when $f_{\text{CLK}} = 4.096$ MHz. Therefore, valid SPI communication can only be resumed 0.6 ms after the $\overline{\text{RESET}}$ pin goes high; see Figure 4. When the $\overline{\text{RESET}}$ pin goes low, the clock selection is reset to the internal oscillator.

A reset can also be performed by the RESET command through the serial interface and is functionally the same as using the $\overline{\text{RESET}}$ pin. For information about using the RESET command, see [RESET \(0000 011X\)](#).

9.4.3 Power-Down Mode

Power consumption is reduced to a minimum by placing the device into power-down mode. There are two ways to put the device into power-down mode: using the SLEEP command and taking the START pin low.

During power-down mode, the internal reference status depends on the setting of the VREFCON bits in the MUX1 register; see [Register Maps](#) for details.

9.4.4 Conversion Control

The START pin provides precise control of conversions. Pulse the START pin high to begin a conversion, as shown in Figure 70 and Table 13. The conversion completion is indicated by the $\overline{\text{DRDY}}$ pin going low and with the DOUT/ $\overline{\text{DRDY}}$ pin when the DRDY MODE bit is 1 in the IDAC0 register. When the conversion completes, the device automatically powers down. During power down, the conversion result can be retrieved; however, START must be taken high before communicating with the configuration registers. The device stays powered down until the START pin is returned high to begin a new conversion. When the START pin is returned high, the decimation filter is held in a reset state for 32 modulator clock cycles internally to allow the analog circuits to settle.

Holding the START pin high will configure the device to continuously convert as shown in Figure 71.





Figure 70. Timing for Single Conversion Using the Start Pin

Table 13. Start Pin Conversion Times for Figure 70⁽¹⁾

SYMBOL	DESCRIPTION	DATA RATE (SPS)	VALUE	UNIT
t_{CONV}	Time from the START rising edge to $\overline{\text{DRDY}}$ and DOUT/ $\overline{\text{DRDY}}$ going low	5	200.295	ms
		10	100.644	ms
		20	50.825	ms
		40	25.169	ms
		80	12.716	ms
		160	6.489	ms
		320	3.247	ms
		640	1.692	ms
		1000	1.138	ms
		2000	0.575	ms

(1) For $f_{\text{CLK}} = 4.096\text{MHz}$



NOTE: SCLK held low in this example.

Figure 71. Timing for Conversion With Start Pin High

With the START pin held high, the ADC converts the selected input channels continuously. This configuration continues until the START pin is taken low. The START pin can also be used to perform synchronized measurements for multi-channel applications by pulsing the START pin. With multiple devices, if each device receives the START pin pulse at the same time, all devices start a conversion on the rise of the start pin. If all devices are operating with the same data rate, all of the devices complete the conversion at the same time.

Conversions can also be initiated through SPI commands as well. Similar to using the START pin, the device can be put into a power-down mode using the SLEEP command. Functionally, this is similar to taking the START pin low. To initiate a conversion, the WAKEUP command powers up the ADC and starts a conversion, similar to returning the START pin high. Note that the START pin must be held high to use commands to control conversions. Do not combine using the START pin and using commands to control conversions.

Also, sending a SYNC command immediately starts a new ADC conversion. For the SYNC command, the digital filter is reset, starting a new conversion without completing the previous conversion. This is useful in synchronizing conversions from multiple devices or maintaining periodic timing from multiple channels.

Similarly, writing to any of the first four registers (MUX0, VBIAS, MUX1, or SYS0; addresses 00h to 04h) automatically resets the digital filter. A change in any of these registers makes the appropriate setup change in the device, but also restarts the conversion similar to a SYNC command.

9.4.4.1 Settling Time for Channel Multiplexing

The device is a true single-cycle settling $\Delta\Sigma$ converter. The first data available after the start of a conversion are fully settled and valid for use, provided that the input signal has settled to its final result. The time required to settle is roughly equal to the inverse of the data rate. The exact time depends on the specific data rate and the operation that resulted in the start of a conversion; see Table 14 for specific values.

9.4.4.2 Channel Cycling and Overload Recovery

When cycling through channels, take care when configuring the device to ensure that settling occurs within one cycle. For setups that cycle through MUX channels, but do not change PGA and data rate settings, changing the MUX0 register is sufficient. However, when changing PGA and data rate settings, ensure that an overloaded condition cannot occur during the transmission. When configuration register data are transferred to the device, new settings become active at the end of each register byte sent. Therefore, a brief overload condition can occur during the transmission of configuration data after the completion of the MUX0 byte and before completion of the SYS0 byte. This temporary overload can result in intermittent incorrect readings. To ensure that an overload does not occur, it may be necessary to split the communication into two separate communications allowing the change of the SYS0 register before the change of the MUX0 register.

In the event of an overloaded state, take care to ensure single-cycle settling into the next cycle. Because the device implements a chopper-stabilized PGA, changing data rates during an overload state can cause the chopper to become unstable. This instability results in slow settling time. To prevent this slow settling, always change the PGA setting or MUX setting to a non-overloaded state before changing the data rate.

9.4.4.3 Single-Cycle Settling

The ADS1246, ADS1247, and ADS1248 are capable of single-cycle settling across all gains and data rates. However, to achieve single-cycle settling at 2 kSPS, special care must be taken with respect to the interface using WREG to change a configuration register. When operating at 2 kSPS, the SCLK period must not exceed 520 ns, and the time between the beginning of writing a register byte data and the beginning of a subsequent register byte data must not exceed 4.2 μ s. Additionally, when performing multiple individual write commands to the first four registers, wait at least 64 system clocks before initiating another write command.

9.4.4.4 Digital Filter Reset Operation

Apart from the RESET command and the $\overline{\text{RESET}}$ pin, the digital filter is reset automatically when either a write operation to the MUX0, VBIAS, MUX1, or SYS0 registers is performed, when a SYNC command is issued, or the START pin is taken high.

The filter is reset four system clocks (t_{CLK}) after the falling edge of the seventh SCLK of the SYNC command. Similarly, if any write operation takes place in the MUX0 register, regardless of whether the register value changed or not, the filter is reset after the completion of the MUX0 write.

If any write activity takes place in the VBIAS, MUX1, or SYS0 registers, regardless of whether the register value changed or not, the filter is reset. The reset pulse lasts for 32 modulator clocks after the completion of the write operation. If there are multiple write operations, the resulting reset pulse may be viewed as the ANDed result of the different active low pulses created individually by each action.

[Table 14](#) shows the conversion time after a filter reset. Note that this time depends on the operation initiating the reset. Also, the first conversion after a filter reset has a slightly different time than the second and subsequent conversions.

Table 14. Data Conversion Time

NOMINAL DATA RATE (SPS)	EXACT DATA RATE (SPS)	FIRST DATA CONVERSION TIME AFTER FILTER RESET				SECOND AND SUBSEQUENT CONVERSION TIME AFTER FILTER RESET	
		SYNC COMMAND, MUX0 REGISTER WRITE		HARDWARE RESET, RESET COMMAND, START PIN HIGH, WAKEUP COMMAND, VBIAS, MUX1, or SYS0 REGISTER WRITE			
		(ms) ⁽¹⁾	NO. OF SYSTEM CLOCK CYCLES	(ms) ⁽¹⁾	NO. OF SYSTEM CLOCK CYCLES	(ms) ⁽¹⁾	NO. OF SYSTEM CLOCK CYCLES
5	5.019	199.258	816160	200.26	820265	199.250	816128
10	10.038	99.633	408096	100.635	412201	99.625	408064
20	20.075	49.820	204064	50.822	208169	49.812	204032
40	40.151	24.92	102072	25.172	103106	24.906	102016
80	80.301	12.467	51064	12.719	52098	12.453	51008
160	160.602	6.240	25560	6.492	26594	6.226	25504
320	321.608	3.124	12796	3.25	13314	3.109	12736
640	643.216	1.569	6428	1.695	6946	1.554	6368
1000	1000	1.014	4156	1.141	4674	1	4096
2000	2000	0.514	2108	0.578	2370	0.5	2048

(1) For $f_{CLK} = 4.096$ MHz.

9.4.5 Calibration

The conversion data are scaled by offset and gain registers before yielding the final output code. As shown in Figure 72, the output of the digital filter is first subtracted by the offset register (OFC) and then multiplied by the full-scale register (FSC) to digitally scale the gain. A digital clipping circuit ensures that the output code does not exceed 24 bits. Equation 17 shows the scaling.




Figure 72. Calibration Block Diagram

$$\text{Final Output Data} = (\text{Input} - \text{OFC}[2:0]) \times \frac{\text{FSC}[2:0]}{400000h} \quad (17)$$

The values of the offset and full-scale registers are set by writing to them directly, or they are set automatically by calibration commands.

The offset and gain calibration features are intended for correction of minor system level offset and gain errors. When entering manual values into the calibration registers, care must be taken to avoid scaling down the gain register to values far below a scaling factor of 1.0. Under extreme situations it is possible to over-range the ADC. Avoid encountering situations where analog inputs are connected to voltages greater than V_{REF} / gain .

Take care when increasing digital gain with the FSC. When implementing custom digital gains less than 20% higher than nominal and offsets less than 40% of full scale, no special care is required. When operating at digital gains greater than 20% higher than nominal and offsets greater than 40% of full scale, make sure that the offset and gain registers follow the conditions of Equation 18.

$$\frac{2V}{\text{Gain Scaling}} - 1.251V > |\text{Offset Scaling}| \quad (18)$$

9.4.5.1 Offset Calibration Register: OFC[2:0]

The offset calibration register is a 24-bit word, composed of three 8-bit registers. The offset is in two's complement format with a maximum positive value of 7FFFFFFh and a maximum negative value of 800000h. This value is subtracted from the conversion data. A register value of 000000h provides no offset correction. Note that while the offset calibration register value can correct offsets ranging from $-FS$ to $+FS$ (as shown in Table 15), avoid overloading the analog inputs.

Table 15. Final Output Code versus Offset Calibration Register Setting

OFFSET REGISTER	FINAL OUTPUT CODE WITH $V_{IN} = 0^{(1)}$
7FFFFFFh	800000h
000001h	FFFFFFh
000000h	000000h
FFFFFFh	000001h
800000h	7FFFFFFh

(1) Excludes effects of noise and inherent offset errors.

9.4.5.2 Full-Scale Calibration Register: FSC[2:0]

The full-scale or gain calibration register is a 24-bit word composed of three 8-bit registers. The full-scale calibration value is 24-bit, straight binary, normalized to 1.0 at code 400000h. Table 16 summarizes the scaling of the full-scale register. Note that while the full-scale calibration register can correct gain errors > 1 (with gain scaling < 1), make sure to avoid overloading the analog inputs. The default or reset value of FSC depends on the PGA gain setting. A different factory-trimmed FSC reset value is stored for each PGA gain setting which provides gain accuracy over all the device input ranges.

NOTE

The factory-trimmed FSC reset value loads automatically whenever the PGA gain setting changes.

Table 16. Gain Correction Factor versus Full-Scale Calibration Register Setting

FULL-SCALE REGISTER	GAIN SCALING
800000h	2.0
400000h	1.0
200000h	0.5
000000h	0

9.4.5.3 Calibration Commands

The device provides commands for three types of calibration: system gain calibration, system offset calibration and self offset calibration. Where absolute accuracy is needed, TI recommends performing a calibration after power up, a change in temperature, a change of gain, and in some cases a change in channel. At the completion of calibration, the DRDY signal goes low indicating the calibration has completed. The first data after calibration are always valid. If the START pin is taken low or a SLEEP command is issued after any calibration command, the device powers down after completing calibration.

After a calibration has started, allow the calibration to complete before issuing any other commands (other than the SLEEP command). Issuing commands during a calibration can result in corrupted data. If this occurs, either resend the calibration command that was aborted or issue a device reset.

9.4.5.3.1 System Offset and Self Offset Calibration

System offset calibration corrects both internal and external offset errors. The system offset calibration is initiated by sending the SYSOCAL command while applying a zero differential input ($V_{IN} = 0$) to the selected analog inputs while the inputs are within the input common-mode range, ideally at mid-supply.

The self offset calibration is initiated by sending the SELFOCAL command. During self offset calibration, the selected inputs are disconnected from the internal circuitry and a zero differential signal is applied internally, connecting the inputs to mid-supply. With both offset calibrations the offset calibration register (OFC) is updated afterwards. When either offset calibration command is issued, the device stops the current conversion and starts the calibration procedure immediately. An offset calibration should be performed before a gain calibration.

9.4.5.3.2 System Gain Calibration

System gain calibration corrects for gain error in the signal path. The system gain calibration is initiated by sending the SYSGCAL command while applying a full-scale input to the selected analog inputs. Afterwards the full-scale calibration register (FSC) is updated. When a system gain calibration command is issued, the device stops the current conversion and starts the calibration procedure immediately.

9.4.5.4 Calibration Timing

When calibration is initiated, the device performs 16 consecutive data conversions and averages the results to calculate the calibration value. This provides a more accurate calibration value. The time required for calibration is shown in [Table 17](#) and can be calculated using [Equation 19](#):

$$\text{Calibration Time} = t_{\text{CAL}} = \frac{50}{f_{\text{CLK}}} + \frac{32}{f_{\text{MOD}}} + \frac{16}{f_{\text{DATA}}}$$

where f_{DATA} is the data rate.

(19)

Table 17. Calibration Time Versus Data Rate

DATA RATE (SPS)	CALIBRATION TIME (t_{CAL}) (ms) ⁽¹⁾
5	3201.01
10	1601.01
20	801.012
40	400.26
80	200.26
160	100.14
320	50.14
640	25.14
1000	16.14
2000	8.07

(1) For $f_{\text{CLK}} = 4.096$ MHz.

9.5 Programming

9.5.1 Serial Interface

The device provides an SPI-compatible serial communication interface plus a data ready signal ($\overline{\text{DRDY}}$). Communication is full-duplex with the exception of a few limitations in regards to the RREG command and the RDATA command. These limitations are explained in detail in [Commands](#). For the basic serial interface timing characteristics, see [Figure 1](#) and [Figure 2](#) of this document.

9.5.1.1 Chip Select ($\overline{\text{CS}}$)

The $\overline{\text{CS}}$ pin activates SPI communication. $\overline{\text{CS}}$ must be low before data transactions and must stay low for the entire SPI communication period. When $\overline{\text{CS}}$ is high, the DOUT/DRDY pin enters a high-impedance state. Therefore, reading and writing to the serial interface are ignored and the serial interface is reset. DRDY pin operation is independent of CS. DRDY will still indicate that a new conversion has completed and is forced high as a response to SCLK, even if $\overline{\text{CS}}$ is high.

Taking $\overline{\text{CS}}$ high deactivates only the SPI communication with the device. Data conversion continues and the DRDY signal can be monitored to check if a new conversion result is ready. A master device monitoring the DRDY signal can select the appropriate slave device by pulling the CS pin low.

Programming (continued)

9.5.1.2 Serial Clock (SCLK)

SCLK provides the clock for serial communication. SCLK is a Schmitt-trigger input, but TI recommends keeping SCLK as free from noise as possible to prevent glitches from inadvertently shifting the data. Data are shifted into DIN on the falling edge of SCLK and shifted out of DOUT on the rising edge of SCLK.

9.5.1.3 Data Input (DIN)

DIN is used along with SCLK to send data to the device. Data on DIN are shifted into the device on the falling edge of SCLK.

The communication of this device is full-duplex in nature. The device monitors commands shifted in even when data are being shifted out. Data that are present in the output shift register are shifted out when sending in a command. Therefore, make sure that whatever is being sent on the DIN pin is valid when shifting out data. When no command is to be sent to the device when reading out data, send the NOP command on DIN.

9.5.1.4 Data Ready ($\overline{\text{DRDY}}$)

The $\overline{\text{DRDY}}$ pin goes low to indicate a new conversion is complete, and the conversion result is stored in the conversion result buffer. SCLK must be held low for t_{DTS} after the $\overline{\text{DRDY}}$ low transition (see Figure 2) so that the conversion result is loaded into both the result buffer and the output shift register. Therefore, issue no commands during this time frame if the conversion result is to be read out later. This constraint applies only when $\overline{\text{CS}}$ is asserted and the device is in RDATA mode. When $\overline{\text{CS}}$ is not asserted, SPI communication with other devices on the SPI bus does not affect loading of the conversion result. After the $\overline{\text{DRDY}}$ pin goes low, it is forced high on the first falling edge of SCLK (so that the $\overline{\text{DRDY}}$ pin can be polled for 0 instead of waiting for a falling edge). If the $\overline{\text{DRDY}}$ pin is not taken high by clocking in SCLKs after it falls low, a short high pulse for a duration of t_{PWH} indicates new data are ready.


9.5.1.5 Data Output and Data Ready (DOUT/ $\overline{\text{DRDY}}$)

The DOUT/ $\overline{\text{DRDY}}$ pin has two modes: data out (DOUT) only, or DOUT combined with data ready ($\overline{\text{DRDY}}$). The DRDY MODE bit determines the function of this pin and can be found in the [ID register](#) in the ADS1246 and the [IDAC0 register](#) in the ADS1247 and ADS1248. In either mode, the DOUT/ $\overline{\text{DRDY}}$ pin goes to a high-impedance state when $\overline{\text{CS}}$ is taken high.

When the DRDY MODE bit is set to 0, this pin functions as DOUT only. Data are clocked out on the rising edge of SCLK, MSB first (as shown in Figure 73).

When the DRDY MODE bit is set to 1, this pin functions as both DOUT and $\overline{\text{DRDY}}$. Data are shifted out as with DOUT, but the pin adds the $\overline{\text{DRDY}}$ function. Note that this mode will not be operational when the device is in stop read data continuous mode when the [SDATAC](#) command is given.

The DRDY MODE bit modifies only the DOUT/ $\overline{\text{DRDY}}$ pin functionality. The $\overline{\text{DRDY}}$ pin functionality remains unaffected.




(1) $\overline{\text{CS}}$ tied low.

Figure 73. Data Retrieval with the DRDY MODE Bit = 0 (Disabled)

When the DRDY MODE bit is enabled and a new conversion is complete, DOUT/ $\overline{\text{DRDY}}$ goes low if it is high. If it is already low, then DOUT/ $\overline{\text{DRDY}}$ goes high and then goes low (as shown in Figure 74). Similar to the $\overline{\text{DRDY}}$ pin, a falling edge on the DOUT/ $\overline{\text{DRDY}}$ pin signals that a new conversion result is ready. After DOUT/ $\overline{\text{DRDY}}$ goes low, the data can be clocked out by providing 24 SCLKs if the device is in read data continuous mode. In order to force DOUT/ $\overline{\text{DRDY}}$ high (so that DOUT/ $\overline{\text{DRDY}}$ can be polled for a 0 instead of waiting for a falling edge), a no


Programming (continued)

operation command (NOP) or any other command that does not load the data output register can be sent after reading out the data. Because SCLKs can only be sent in multiples of eight, a NOP can be sent to force DOUT/DRDY high if no other command is pending. The DOUT/DRDY pin goes high after the first rising edge of SCLK after reading the conversion result completely (as shown in Figure 75). The same condition also applies after an RREG command. After all the register bits have been read out, the first rising edge of SCLK forces DOUT/DRDY high. Figure 76 shows an example where sending an extra NOP command after reading out a register with an RREG command forces the DOUT/DRDY pin high.




(1) $\overline{CS}$ tied low.

Figure 74. Data Retrieval with the DRDY MODE Bit = 1 (Enabled)



(1) DRDY MODE bit enabled, $\overline{CS}$ tied low.

Figure 75. DOUT/DRDY Forced High after Retrieving the Conversion Result



(1) DRDY MODE bit enabled, $\overline{CS}$ tied low.

Figure 76. DOUT/DRDY Forced High after Reading Register Data

9.5.1.6 SPI Reset

SPI communication is reset in several ways. To reset the serial interface (without resetting the registers or the digital filter), the $\overline{CS}$ pin can be pulled high. Taking the $\overline{RESET}$ pin low resets the serial interface along with all the other digital functions. It will also return all registers to their default values and start a new conversion.

In systems where $\overline{CS}$ is tied low permanently, register writes must always be fully completed in 8-bit increments. If a glitch on SCLK disrupts SPI communications, commands will not be recognized by the device. The device implements a timeout function for all listed commands in the event that data are corrupted and the $\overline{CS}$ pin is permanently tied low. The SPI timeout will reset the interface if idle for 64 conversion cycles.

Programming (continued)

9.5.1.7 SPI Communication During Power-Down Mode

When the START pin is low or the device is in power-down mode, only the RDATA, RDATAc, SDATAc, WAKEUP, and NOP commands can be issued. The RDATA command can be used to repeatedly read the last conversion result during power-down mode. Other commands do not function because the internal clock is shut down to save power during power-down mode.

9.5.2 Data Format

The device provides 24 bits of data in binary twos complement format. The size of one code (LSB) is calculated using Equation 20.

$$1 \text{ LSB} = (2 \times V_{\text{REF}} / \text{Gain}) / 2^{24} = +\text{FS} / 2^{23} \quad (20)$$

A positive full-scale (FS) input [$V_{\text{IN}} \geq (+\text{FS} - 1 \text{ LSB}) = (V_{\text{REF}} / \text{Gain} - 1 \text{ LSB})$] produces an output code of 7FFFFFFh and a negative full-scale input ($V_{\text{IN}} \leq -\text{FS} = -V_{\text{REF}} / \text{Gain}$) produces an output code of 800000h. The output clips at these codes for signals that exceed full-scale. Table 18 summarizes the ideal output codes for different input signals.

Table 18. Ideal Output Code vs Input Signal

INPUT SIGNAL, V_{IN} ($\text{AIN}_P - \text{AIN}_N$)	IDEAL OUTPUT CODE ⁽¹⁾
$\geq \text{FS} (2^{23} - 1) / 2^{23}$	7FFFFFFh
$\text{FS} / 2^{23}$	000001h
0	000000h
$-\text{FS} / 2^{23}$	FFFFFFh
$\leq -\text{FS}$	800000h

(1) Excludes effects of noise, linearity, offset, and gain errors.

Mapping of the analog input signal to the output codes is shown in Figure 77.




Figure 77. Code Transition Diagram

9.5.3 Commands

The device offers 13 commands to control device operation as shown in Table 19. Some of the commands are stand-alone commands (WAKEUP, SLEEP, SYNC, RESET, SYSOCAL, SYSGCAL, and SELFOCAL). There are three additional commands used to control the read of data from the device (RDATA, RDATAc, and SDATAc). The commands to read (RREG) and write (WREG) configuration register data from and to the device require additional information as part of the instruction. A no-operation command (NOP) can be used to clock out data from the device without clocking in a command.

Operands:

- n = number of registers to be read or written (number of bytes – 1)
- r = register (0 to 15)
- x = don't care

Table 19. SPI Commands

COMMAND ⁽¹⁾	DESCRIPTION	1st COMMAND BYTE	2nd COMMAND BYTE
WAKEUP	Exit power-down mode	0000 000x (00h, 01h)	
SLEEP	Enter power-down mode	0000 001x (02h, 03h)	
SYNC	Synchronize ADC conversions	0000 010x (04h, 05h)	0000 010x (04,05h)
RESET	Reset to default values	0000 011x (06h, 07h)	
NOP	No operation	1111 1111 (FFh)	
RDATA	Read data once	0001 001x (12h, 13h)	
RDATAC	Read data continuous mode	0001 010x (14h, 15h)	
SDATAC	Stop read data continuous mode	0001 011x (16h, 17h)	
RREG	Read from register <i>rrrr</i>	0010 <i>rrrr</i> (2xh)	0000 <i>nnnn</i>
WREG	Write to register <i>rrrr</i>	0100 <i>rrrr</i> (4xh)	0000 <i>nnnn</i>
SYSOCAL	System offset calibration	0110 0000 (60h)	
SYSGCAL	System gain calibration	0110 0001 (61h)	
SELFOCAL	Self offset calibration	0110 0010 (62h)	
Restricted	Restricted command. Never send to the device.	1111 0001 (F1h)	

(1) When the START pin is low or the device is in power-down mode, only the RDATA, RDATAC, SDATAC, WAKEUP, and NOP commands can be issued.

9.5.3.1 WAKEUP (0000 000x)

Use the WAKEUP command to power up the device after a SLEEP command. After execution of the WAKEUP command, the device powers up on the falling edge of the eighth SCLK.

9.5.3.2 SLEEP (0000 001x)


The SLEEP command places the device into power-down mode. When the SLEEP command is issued, the device completes the current conversion and then goes into power-down mode. Note that this command does not automatically power down the internal voltage reference; see the VREFCON bits in [MUX1](#) for each device for further details.

To exit power-down mode, issue the WAKEUP command. Single conversions can be performed by issuing a WAKEUP command followed by a SLEEP command.

Both WAKEUP and SLEEP are the software command equivalents of using the START pin to control the device, as shown in [Figure 78](#).


NOTE

If the START pin is held low, a WAKEUP command will not power up the device. When using the SLEEP command, CS must be held low for the duration of the power-down mode.


Figure 78. SLEEP and WAKEUP Commands Operation


9.5.3.3 SYNC (0000 010x)

The SYNC command resets the ADC digital filter and starts a new conversion. The $\overline{\text{DRDY}}$ pin from multiple devices connected to the same SPI bus can be synchronized by issuing a SYNC command to all of devices simultaneously.


Figure 79. SYNC Command Operation

9.5.3.4 RESET (0000 011X)

The RESET command restores the registers to the respective default values. This command also resets the digital filter. RESET is the command equivalent of using the RESET pin to reset the device. However, the RESET command does not reset the serial interface. If the RESET command is issued when the serial interface is out of synchronization due to a glitch on SCLK, the device does not reset. The $\overline{\text{CS}}$ pin can be used to reset the serial interface first, and then a RESET command can be issued to reset the device. The RESET command holds the registers and the decimation filter in a reset state for 0.6 ms when the system clock frequency is 4.096 MHz, similar to the hardware reset. Therefore, SPI communication can be only be started 0.6 ms after the RESET command is issued, as shown in [Figure 80](#).


Figure 80. SPI Communication after an SPI Reset

9.5.3.5 RDATA (0001 001x)

The RDATA command loads the most recent conversion result into the output register. After issuing this command, the conversion result is read out by sending 24 SCLKs, as shown in [Figure 81](#). This command also works in RDATA mode.




Figure 81. Read Data Once

When performing multiple reads of the conversion result, the RDATA command can be sent when the last eight bits of the conversion result are being shifted out during the course of the first read operation by taking advantage of the duplex communication nature of the serial interface, as shown in [Figure 82](#).




Figure 82. Using RDATA in Full-Duplex Mode

9.5.3.6 RDATA (0001 010x)

The RDATA command enables read data continuous mode. This is the default mode after a power up or reset. In read data continuous mode, new conversion results are automatically loaded onto DOUT. The conversion result can be received from the device after the DRDY signal goes low by sending 24 SCLKs. It is not necessary to read back all the bits, as long as the number of bits read out is a multiple of eight. The RDATA command must be issued after DRDY goes low, and the command takes effect on the next DRDY.

Be sure to complete data retrieval (conversion result or register read-back) before DRDY returns low, or the resulting data will be corrupt. Successful register read operations in RDATA mode require the knowledge of when the next DRDY falling edge occurs.




Figure 83. Read Data Continuously

9.5.3.7 SDATAC (0001 011x)

The SDATAC command terminates read data continuous mode. In stop read data continuous mode, the conversion result is not automatically loaded onto DOUT when DRDY goes low, and register read operations can be performed without interruption from new conversion results being loaded into the output shift register. Use the RDATA command to retrieve conversion data. The SDATAC command takes effect after the next DRDY.

If $\overline{\text{DRDY}}$ is not actively monitored for data conversions, the stop read data continuous mode is the preferred method of reading data. In this mode, a read of ADC data is not interrupted by the completion of a new ADC conversion.

9.5.3.8 RREG (0010 rrrr, 0000 nnnn)

The RREG command outputs the data from up to 15 registers, starting with the register address specified as part of the instruction. The number of registers read is one plus the value of the second byte. If the count exceeds the remaining registers, the addresses wrap back to the beginning. The two byte command structure for RREG is listed below.

- First Command Byte: 0010 rrrr, where rrrr is the address of the first register to read.
- Second Command Byte: 0000 nnnn, where nnnn is the number of bytes to read – 1.
- Byte(s): data read from the registers are clocked out with NOPs.

It is not possible to use the full-duplex nature of the serial interface when reading out the register data. For example, a SYNC command cannot be issued when reading out the VBIAS and MUX1 data, as shown in Figure 84. Any command sent during the readout of the register data is ignored. Thus, TI recommends sending NOPs through DIN when reading out the register data.




Figure 84. Read from Register

9.5.3.9 WREG (0100 rrrr, 0000 nnnn)

The WREG command writes to the registers, starting with the register specified as part of the instruction. The number of registers that are written is one plus the value of the second byte. The command structure for WREG is listed below.

- First Command Byte: 0100 rrrr, where rrrr is the address of the first register to be written.
- Second Command Byte: 0000 nnnn, where nnnn is the number of bytes to be written – 1.
- Byte(s): data to be written to the registers.




Figure 85. Write to Register

9.5.3.10 SYSOCAL (0110 0000)

The SYSOCAL command initiates a system offset calibration. For a system offset calibration, the inputs must be externally shorted to a voltage within the input common mode range. The inputs should be near the mid-supply voltage of $(\text{AVDD} + \text{AVSS}) / 2$. The OFC register is updated when the command completes. Timing for the calibration commands can be found in Figure 86.




Figure 86. Calibration Command

9.5.3.11 SYSGCAL (0110 0001)

The SYSGCAL command initiates the system gain calibration. For a system gain calibration, the input should be set to full-scale. The FSC register is updated after this operation. Timing for the calibration commands can be found in [Figure 86](#).

9.5.3.12 SELFOCAL (0110 0010)

The SELFOCAL command initiates a self offset calibration. The device internally shorts the inputs to mid-supply and performs the calibration. The OFC register is updated after this operation. Timing for the calibration commands can be found in [Figure 86](#).

9.5.3.13 NOP (1111 1111)

This is a no-operation command. This is used to clock out data without clocking in a command.

9.5.3.14 Restricted Command (1111 0001)

This is a restricted command. This command should never be issued to the device.

9.6 Register Maps

9.6.1 ADS1246 Register Map

Table 20. ADS1246 Register Map

ADDRESS	REGISTER	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
00h	BCS	BCS[1:0]		0	0	0	0	0	1
01h	VBIAS	0	0	0	0	0	0	VBIAS[1:0]	
02h	MUX1	CLKSTAT	0	0	0	0	MUXCAL[2:0]		
03h	SYS0	0	PGA[2:0]			DR[3:0]			
04h	OFC0	OFC[7:0]							
05h	OFC1	OFC[15:8]							
06h	OFC2	OFC[23:16]							
07h	FSC0	FSC[7:0]							
08h	FSC1	FSC[15:8]							
09h	FSC2	FSC[23:16]							
0Ah	ID	ID[3:0]				DRDY MODE	0	0	0

9.6.2 ADS1246 Detailed Register Definitions

9.6.2.1 BCS—Burn-out Current Source Register (offset = 00h) [reset = 01h]

These bits control the sensor burn-out detect current source.

Figure 87. Burn-out Current Source Register

7	6	5	4	3	2	1	0
BCS[1:0]		0	0	0	0	0	1
R/W-0h		R-0h	R-0h	R-0h	R-0h	R-0h	R-1h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

Table 21. Burn-out Current Source Register Field Descriptions

Bit	Field	Type	Reset	Description
7:6	BCS[1:0]	R/W	0h	Burn-out Detect Current Source These bits control the setting of the sensor burn-out detect current source 00: Burn-out current source off (default) 01: Burn-out current source on, 0.5 μ A 10: Burn-out current source on, 2 μ A 11: Burn-out current source on, 10 μ A
5:0	RESERVED	R	01h	Reserved Always write 000001

9.6.2.2 VBIAS—Bias Voltage Register (offset = 01h) [reset = 00h]

This register enables a bias voltage on the analog inputs.

Figure 88. Bias Voltage Register

7	6	5	4	3	2	1	0
0	0	0	0	0	0	VBIAS[1:0]	
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R/W-0h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

Table 22. Bias Voltage Register Field Descriptions

Bit	Field	Type	Reset	Description
7:2	RESERVED	R	00h	Reserved Always write 000000
1	VBIAS[1]	R/W	0h	VBIAS[1] Voltage Enable A bias voltage of mid-supply (AVDD + AVSS) / 2 is applied to AINN 0: Bias voltage is not enabled (default) 1: Bias voltage is applied to AINN
0	VBIAS[0]	R/W	0h	VBIAS[0] Voltage Enable A bias voltage of mid-supply (AVDD + AVSS) / 2 is applied to AINP 0: Bias voltage is not enabled (default) 1: Bias voltage is applied to AINP

9.6.2.3 MUX—Multiplexer Control Register (offset = 02h) [reset = x0h]

Figure 89. Multiplexer Control Register

7	6	5	4	3	2	1	0
CLKSTAT	0	0	0	0	MUXCAL[2:0]		
R-xh	R-0h	R-0h	R-0h	R-0h	R/W-0h		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

Table 23. Multiplexer Control Register Field Descriptions

Bit	Field	Type	Reset	Description
7	CLKSTAT	R	xh	Clock status This bit is read-only and indicates whether the internal oscillator or external clock is being used. 0: Internal oscillator in use 1: External clock in use
6:3	RESERVED	R	0h	Reserved Always write 0000
2:0	MUXCAL	R/W	0h	System Monitor Control These bits are used to select a system monitor. The MUXCAL selection supercedes the selections from the VBIAS register. 000: Normal operation (default) 001: Offset calibration. The analog inputs are disconnected and AIN _P and AIN _N are internally connected to mid-supply (AVDD + AVSS) / 2. 010: Gain calibration. The analog inputs are connected to the voltage reference. 011: Temperature measurement. The inputs are connected to a diode circuit that produces a voltage proportional to the ambient temperature of the device.

Table 24 lists the ADC input connection and PGA settings for each MUXCAL setting. The PGA setting reverts to the original SYS0 register setting when MUXCAL is taken back to normal operation or offset measurement.

Table 24. MUXCAL Settings

MUXCAL[2:0]	PGA GAIN SETTING	ADC INPUT
000	Set by SYS0 register	Normal operation
001	Set by SYS0 register	Offset calibration: inputs shorted to mid-supply (AVDD + AVSS) / 2
010	Forced to 1	Gain calibration: $V_{(REFP)} - V_{(REFN)}$ (full-scale)
011	Forced to 1	Temperature measurement diode

9.6.2.4 SYS0—System Control Register 0 (offset = 03h) [reset = 00h]

Figure 90. System Control Register 0

7	6	5	4	3	2	1	0
0	PGA[2:0]			DR[3:0]			
R-0h	R/W-0h			R/W-0h			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

Table 25. System Control Register 0 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved This bit must always be set to 0
6:4	PGA[2:0]	R/W	0h	Gain Setting for PGA These bits determine the gain of the PGA 000: PGA = 1 (default) 001: PGA = 2 010: PGA = 4 011: PGA = 8 100: PGA = 16 101: PGA = 32 110: PGA = 64 111: PGA = 128
3:0	DR[3:0]	R/W	0h	Data Output Rate Setting These bits determine the data output rate of the ADC 0000: DR = 5 SPS (default) 0001: DR = 10 SPS 0010: DR = 20 SPS 0011: DR = 40 SPS 0100: DR = 80 SPS 0101: DR = 160 SPS 0110: DR = 320 SPS 0111: DR = 640 SPS 1000: DR = 1000 SPS 1001 to 1111: DR = 2000 SPS

9.6.2.5 OFC—Offset Calibration Coefficient Registers (offset = 04h, 05h, 06h) [reset = 00h, 00h, 00h]

These bits make up the offset calibration coefficient register of the ADS1246.

Figure 91. Offset Calibration Coefficient Registers

7	6	5	4	3	2	1	0
OFC[7:0]							
R/W-00h							
15	14	13	12	11	10	9	8
OFC[15:8]							
R/W-00h							
23	22	21	20	19	18	17	16
OFC[23:16]							
R/W-00h							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

Table 26. Offset Calibration Coefficient Register Field Descriptions

Bit	Field	Type	Reset	Description
23:0	OFC[23:0]	R/W	000000h	Offset Calibration Register Three registers compose the ADC 24-bit offset calibration word. The 24-bit word is twos complement format and is internally left-shifted to align with the ADC 24-bit conversion result. The ADC subtracts the register value from the conversion result before full scale operation.

9.6.2.6 FSC—Full-Scale Calibration Coefficient Registers (offset = 07h, 08h, 09h) [reset = PGA dependent]

These bits make up the full-scale calibration coefficient register. The reset value for FSC is factory-trimmed for each PGA setting. The factory-trimmed FSC reset value is automatically loaded whenever the PGA setting is changed.

Figure 92. Full-Scale Calibration Coefficient Registers

7	6	5	4	3	2	1	0
FSC[7:0]							
R/W-xxh							
15	14	13	12	11	10	9	8
FSC[15:8]							
R/W-xxh							
23	22	21	20	19	18	17	16
FSC[23:16]							
R/W-xxh							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

Table 27. Full-Scale Calibration Coefficient Register Field Descriptions

Bit	Field	Type	Reset	Description
23:0	FSC[23:0]	R/W	xxxxxxh	Full-Scale Calibration Register Three registers compose the ADC 24-bit full-scale calibration word. The 24-bit word is straight binary. The ADC divides the register value by the FSC register by 400000h to derive the scale factor for calibration. After the offset calibration, the ADC multiplies the scale factor by the conversion result. The factory-trimmed FSC reset value is automatically loaded whenever the PGA setting is changed.

9.6.2.7 ID—ID Register (offset = 0Ah) [reset = x0h]

Figure 93. ID Register

7	6	5	4	3	2	1	0
ID[3:0]				DRDY MODE	0	0	0
R-xh				R/W-0h	R-0h	R-0h	R-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

Table 28. ID Register Field Descriptions

Bit	Field	Type	Reset	Description
7:4	ID[3:0]	R	xh	Revision Identification Read-only, factory-programmed bits; used for revision identification.
3	DRDY MODE	R/W	0h	Data Ready Mode Setting This bit sets the DOUT/DRDY pin functionality. In either setting of the DRDY MODE bit, the dedicated DRDY pin continues to indicate data ready, active low. 0: DOUT/DRDY pin functions only as Data Out (default) 1: DOUT/DRDY pin functions both as Data Out and Data Ready, active low ⁽¹⁾
2:0	RESERVED	R	0h	RESERVED These bits must always be set to 000

(1) Cannot be used in SDATAC mode

9.6.3 ADS1247 and ADS1248 Register Map

Table 29. ADS1247 and ADS1248 Register Map

ADDRESS	REGISTER	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
00h	MUX0	BCS[1:0]		MUX_SP[2:0]			MUX_SN[2:0]		
01h	VBIAS	VBIAS[7:0]							
02h	MUX1	CLKSTAT	VREFCON[1:0]		REFSELT[1:0]		MUXCAL[2:0]		
03h	SYS0	0	PGA[2:0]			DR[3:0]			
04h	OFC0	OFC[7:0]							
05h	OFC1	OFC[15:8]							
06h	OFC2	OFC[23:16]							
07h	FSC0	FSC[7:0]							
08h	FSC1	FSC[15:8]							
09h	FSC2	FSC[23:16]							
0Ah	IDAC0	ID[3:0]				DRDY MODE	IMAG[2:0]		
0Bh	IDAC1	I1DIR[3:0]				I2DIR[3:0]			
0Ch	GPIOCFG	IOCFG[7:0]							
0Dh	GPIODIR	IODIR[7:0]							
0Eh	GPIODAT	IODAT[7:0]							

9.6.4 ADS1247 and ADS1248 Detailed Register Definitions

9.6.4.1 MUX0—Multiplexer Control Register 0 (offset = 00h) [reset = 01h]

This register allows any combination of differential inputs to be selected on any of the input channels. Note that this setting can be superceded by the MUXCAL and VBIAS bits.

Figure 94. Multiplexer Control Register 0

7	6	5	4	3	2	1	0
BCS[1:0]		MUX_SP[2:0]			MUX_SN[2:0]		
R/W-0h		R/W-0h			R/W-1h		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

Table 30. Multiplexer Control Register 0 Register Field Descriptions

Bit	Field	Type	Reset	Description
7:6	BCS[1:0]	R/W	0h	Burn-out Detect Current Source Register These bits control the setting of the sensor burnout detect current source 00: Burn-out current source off (default) 01: Burn-out current source on, 0.5 μ A 10: Burn-out current source on, 2 μ A 11: Burn-out current source on, 10 μ A
5:3	MUX_SP[2:0]	R/W	0h	Multiplexer Selection - ADC Positive Input Positive input channel selection bits 000: AIN0 (default) 001: AIN1 010: AIN2 011: AIN3 100: AIN4 (ADS1248 only) 101: AIN5 (ADS1248 only) 110: AIN6 (ADS1248 only) 111: AIN7 (ADS1248 only)
2:0	MUX_SN[2:0]	R/W	1h	Multiplexer Selection - ADC Negative Input Negative input channel selection bits 000: AIN0 001: AIN1 (default) 010: AIN2 011: AIN3 100: AIN4 (ADS1248 only) 101: AIN5 (ADS1248 only) 110: AIN6 (ADS1248 only) 111: AIN7 (ADS1248 only)

9.6.4.2 VBIAS—Bias Voltage Register (offset = 01h) [reset = 00h]

Figure 95. Bias Voltage Register (ADS1247)

7	6	5	4	3	2	1	0
0	0	0	0	VBIAS[3:0]			
R-0h	R-0h	R-0h	R-0h	R/W-0h			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

Table 31. Bias Voltage Register Field Descriptions (ADS1247)

Bit	Field	Type	Reset	Description
7:4	RESERVED	R	0h	Reserved Always write 0000
3	VBIAS[3]	R/W	0h	VBIAS[3] Voltage Enable A bias voltage of mid-supply (AVDD + AVSS) / 2 is applied to AIN3 0: Bias voltage is not enabled (default) 1: Bias voltage is applied to AIN3
2	VBIAS[2]	R/W	0h	VBIAS[2] Voltage Enable A bias voltage of mid-supply (AVDD + AVSS) / 2 is applied to AIN2 0: Bias voltage is not enabled (default) 1: Bias voltage is applied to AIN2
1	VBIAS[1]	R/W	0h	VBIAS[1] Voltage Enable A bias voltage of mid-supply (AVDD + AVSS) / 2 is applied to AIN1 0: Bias voltage is not enabled (default) 1: Bias voltage is applied to AIN1
0	VBIAS[0]	R/W	0h	VBIAS[0] Voltage Enable A bias voltage of mid-supply (AVDD + AVSS) / 2 is applied to AIN0 0: Bias voltage is not enabled (default) 1: Bias voltage is applied to AIN0

Figure 96. Bias Voltage Register (ADS1248)

7	6	5	4	3	2	1	0
VBIAS[7:0]							
R/W-00h							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

Table 32. Bias Voltage Register Field Descriptions (ADS1248)

Bit	Field	Type	Reset	Description
7	VBIAS[7]	R/W	0h	VBIAS[7] Voltage Enable A bias voltage of mid-supply (AVDD + AVSS) / 2 is applied to AIN7 0: Bias voltage is not enabled (default) 1: Bias voltage is applied to AIN7
6	VBIAS[6]	R/W	0h	VBIAS[6] Voltage Enable A bias voltage of mid-supply (AVDD + AVSS) / 2 is applied to AIN6 0: Bias voltage is not enabled (default) 1: Bias voltage is applied to AIN6
5	VBIAS[5]	R/W	0h	VBIAS[5] Voltage Enable A bias voltage of mid-supply (AVDD + AVSS) / 2 is applied to AIN5 0: Bias voltage is not enabled (default) 1: Bias voltage is applied to AIN5
4	VBIAS[4]	R/W	0h	VBIAS[4] Voltage Enable A bias voltage of mid-supply (AVDD + AVSS) / 2 is applied to AIN4 0: Bias voltage is not enabled (default) 1: Bias voltage is applied to AIN4
3	VBIAS[3]	R/W	0h	VBIAS[3] Voltage Enable A bias voltage of mid-supply (AVDD + AVSS) / 2 is applied to AIN3 0: Bias voltage is not enabled (default) 1: Bias voltage is applied to AIN3
2	VBIAS[2]	R/W	0h	VBIAS[2] Voltage Enable A bias voltage of mid-supply (AVDD + AVSS) / 2 is applied to AIN2 0: Bias voltage is not enabled (default) 1: Bias voltage is applied to AIN2
1	VBIAS[1]	R/W	0h	VBIAS[1] Voltage Enable A bias voltage of mid-supply (AVDD + AVSS) / 2 is applied to AIN1 0: Bias voltage is not enabled (default) 1: Bias voltage is applied to AIN1
0	VBIAS[0]	R/W	0h	VBIAS[0] Voltage Enable A bias voltage of mid-supply (AVDD + AVSS) / 2 is applied to AIN0 0: Bias voltage is not enabled (default) 1: Bias voltage is applied to AIN0

9.6.4.3 MUX1—Multiplexer Control Register 1 (offset = 02h) [reset = x0h]

Figure 97. Multiplexer Control Register 1

7	6	5	4	3	2	1	0
CLKSTAT	VREFCON[1:0]		REFSELT[1:0]		MUXCAL[2:0]		
R-xh	R/W-0h		R/W-0h		R/W-0h		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

Table 33. Multiplexer Control Register 0 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	CLKSTAT	R	xh	Clock Status This bit is read-only and indicates whether the internal oscillator or external clock is being used 0: Internal oscillator in use 1: External clock in use
6:5	VREFCON[1:0]	R/W	0h	Internal Reference Control These bits control the internal voltage reference. These bits allow the reference to be turned on or off completely, or allow the reference state to follow the state of the device. Note that the internal reference is required for operation of the IDAC functions. 00: Internal reference is always off (default) 01: Internal reference is always on 10 or 11: Internal reference is on when a conversion is in progress and powers-down when the device receives a SLEEP command or the START pin is taken low
4:3	REFSELT[1:0]	R/W	0h	Reference Select Control These bits select the reference input for the ADC. 00: REFP0 and REFNO reference inputs selected (default) 01: REFP1 and REFN1 reference inputs selected (ADS1248 only) 10: Internal reference selected 11: Internal reference selected and internally connected to REFP0 and REFNO input pins
2:0	MUXCAL[2:0] ⁽¹⁾	R/W	0h	System Monitor Control These bits are used to select a system monitor. The MUXCAL selection supercedes selections from the MUX0, MUX1, and VBIAS registers (includes MUX_SP, MUX_SN, VBIAS, and reference input selections). 000: Normal operation (default) 001: Offset calibration. The analog inputs are disconnected and AIN _P and AIN _N are internally connected to mid-supply (AVDD + AVSS) / 2. 010: Gain calibration. The analog inputs are connected to the voltage reference. 011: Temperature measurement. The inputs are connected to a diode circuit that produces a voltage proportional to the ambient temperature of the device. 100: REF1 monitor. The analog inputs are disconnected and AIN _P and AIN _N are internally connected to $(V_{(REFP1)} - V_{(REFN1)}) / 4$ (ADS1248 only) 101: REF0 monitor. The analog inputs are disconnected and AIN _P and AIN _N are internally connected to $(V_{(REFP0)} - V_{(REFN0)}) / 4$ 110: Analog supply monitor. The analog inputs are disconnected and AIN _P and AIN _N are internally connected to $(AVDD - AVSS) / 4$ 111: Digital supply monitor. The analog inputs are disconnected and AIN _P and AIN _N are internally connected to $(DVDD - DGND) / 4$

(1) When using either reference monitor, the internal reference should be enabled.

Table 34 provides the ADC input connection and PGA settings for each MUXCAL setting. The PGA setting reverts to the original SYS0 register setting when MUXCAL is taken back to normal operation or offset measurement.

Table 34. MUXCAL Settings

MUXCAL[2:0]	PGA GAIN SETTING	ADC INPUT
000	Set by SYS0 register	Normal operation
001	Set by SYS0 register	Inputs shorted to mid-supply (AVDD + AVSS) / 2
010	Forced to 1	$V_{(REFP)} - V_{(REFN)}$ (full-scale)
011	Forced to 1	Temperature measurement diode
100	Forced to 1	$(V_{(REFP1)} - V_{(REFN1)}) / 4$
101	Forced to 1	$(V_{(REFP0)} - V_{(REFN0)}) / 4$
110	Forced to 1	$(AVDD - AVSS) / 4$
111	Forced to 1	$(DVDD - DGND) / 4$

9.6.4.4 SYS0—System Control Register 0 (offset = 03h) [reset = 00h]

Figure 98. System Control Register 0

7	6	5	4	3	2	1	0
0	PGA[2:0]			DR[3:0]			
R-0h	R/W-0h			R/W-0h			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

Table 35. System Control Register 0 Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved This bit must always be set to 0
6:4	PGA[2:0]	R/W	0h	Gain Setting for PGA These bits determine the gain of the PGA 000: PGA = 1 (default) 001: PGA = 2 010: PGA = 4 011: PGA = 8 100: PGA = 16 101: PGA = 32 110: PGA = 64 111: PGA = 128
3:0	DR[3:0]	R/W	0h	Data Output Rate Setting These bits determine the data output rate of the ADC 0000: DR = 5 SPS (default) 0001: DR = 10 SPS 0010: DR = 20 SPS 0011: DR = 40 SPS 0100: DR = 80 SPS 0101: DR = 160 SPS 0110: DR = 320 SPS 0111: DR = 640 SPS 1000: DR = 1000 SPS 1001 to 1111: DR = 2000 SPS

9.6.4.5 OFC—Offset Calibration Coefficient Register (offset = 04h, 05h, 06h) [reset = 00h, 00h, 00h]

These bits make up the offset calibration coefficient register of the ADS1247 and ADS1248.

Figure 99. Offset Calibration Coefficient Register

7	6	5	4	3	2	1	0
OFC[7:0]							
R/W-00h							
15	14	13	12	11	10	9	8
OFC[15:8]							
R/W-00h							
23	22	21	20	19	18	17	16
OFC[23:16]							
R/W-00h							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

Table 36. Offset Calibration Coefficient Register Field Descriptions

Bit	Field	Type	Reset	Description
23:0	OFC[23:0]	R/W	000000h	Offset Calibration Register Three registers compose the ADC 24-bit offset calibration word. The 24-bit word is twos complement format and is internally left-shifted to align with the ADC 24-bit conversion result. The ADC subtracts the register value from the conversion result before full scale operation.

9.6.4.6 FSC—Full-Scale Calibration Coefficient Register (offset = 07h, 08h, 09h) [reset = PGA dependent]

These bits make up the full-scale calibration coefficient register. The reset value for FSC is factory-trimmed for each PGA setting. The factory-trimmed FSC reset value is automatically loaded whenever the PGA setting is changed.

Figure 100. Full-Scale Calibration Coefficient Register

7	6	5	4	3	2	1	0
FSC[7:0]							
R/W-xxh							
15	14	13	12	11	10	9	8
FSC[15:8]							
R/W-xxh							
23	22	21	20	19	18	17	16
FSC[23:16]							
R/W-xxh							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

Table 37. Full-Scale Calibration Coefficient Register Field Descriptions

Bit	Field	Type	Reset	Description
23:0	FSC[23:0]	R/W	xxxxxxh	Full-Scale Calibration Register Three registers compose the ADC 24-bit full-scale calibration word. The 24-bit word is straight binary. The ADC divides the register value by the FSC register by 400000h to derive the scale factor for calibration. After the offset calibration, the ADC multiplies the scale factor by the conversion result. The factory-trimmed FSC reset value is automatically loaded whenever the PGA setting is changed.

9.6.4.7 IDAC0—IDAC Control Register 0 (offset = 0Ah) [reset = x0h]

Figure 101. IDAC Control Register 0

7	6	5	4	3	2	1	0
ID[3:0]				DRDY MODE	IMAG[2:0]		
R-xh				R/W-0h	R/W-0h		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

Table 38. IDAC Control Register 0 Field Descriptions

Bit	Field	Type	Reset	Description
7:4	ID[3:0]	R	xh	Revision Identification Read-only, factory-programmed bits; used for revision identification.
3	DRDY MODE	R/W	0h	Data Ready Mode Setting This bit sets the DOUT/DRDY pin functionality. In either setting of the DRDY MODE bit, the dedicated DRDY pin continues to indicate data ready, active low. 0: DOUT/DRDY pin functions only as Data Out (default) 1: DOUT/DRDY pin functions both as Data Out and Data Ready, active low ⁽¹⁾
2:0	IMAG[2:0]	R/W	0h	IDAC Excitation Current Magnitude The ADS1247 and ADS1248 have two excitation current sources (IDACs) that can be used for sensor excitation. The IMAG bits control the magnitude of the excitation current. The IDACs require the internal reference to be on. 000: off (default) 001: 50 µA 010: 100 µA 011: 250 µA 100: 500 µA 101: 750 µA 110: 1000 µA 111: 1500 µA

(1) Cannot be used in SDATAC mode

9.6.4.8 IDAC1—IDAC Control Register 1 (offset = 0Bh) [reset = FFh]

Figure 102. IDAC Control Register 1 (ADS1247)

7	6	5	4	3	2	1	0
1	1	I1DIR[1:0]		1	1	I2DIR[1:0]	
R-1h	R-1h	R/W-3h		R-1h	R-1h	R/W-3h	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

Figure 103. IDAC Control Register 1 (ADS1248)

7	6	5	4	3	2	1	0
I1DIR[3:0]				I2DIR[3:0]			
R/W-Fh				R/W-Fh			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

The two IDACs on the ADS1248 can be routed to either the IEXC1 and IEXC2 output pins or directly to the analog inputs.

Table 39. IDAC Control Register Field Descriptions

Bit	Field	Type	Reset	Description
7:4	I1DIR[3:0]	R/W	Fh	IDAC Excitation Current Output 1 These bits select the output pin for the first excitation current source 0000: AIN0 0001: AIN1 0010: AIN2 0011: AIN3 0100: AIN4 (ADS1248 only) 0101: AIN5 (ADS1248 only) 0110: AIN6 (ADS1248 only) 0111: AIN7 (ADS1248 only) 10x0: IEXC1 (ADS1248 only) 10x1: IEXC2 (ADS1248 only) 11xx: Disconnected (default)
3:0	I2DIR[3:0]	R/W	Fh	IDAC Excitation Current Output 2 These bits select the output pin for the second excitation current source 0000: AIN0 0001: AIN1 0010: AIN2 0011: AIN3 0100: AIN4 (ADS1248 only) 0101: AIN5 (ADS1248 only) 0110: AIN6 (ADS1248 only) 0111: AIN7 (ADS1248 only) 10x0: IEXC1 (ADS1248 only) 10x1: IEXC2 (ADS1248 only) 11xx: Disconnected (default)

9.6.4.9 GPIOCFG—GPIO Configuration Register (offset = 0Ch) [reset = 00h]

Figure 104. GPIO Configuration Register (ADS1247)

7	6	5	4	3	2	1	0
0	0	0	0	IOCFG[3:0]			
R-0h	R-0h	R-0h	R-0h	R/W-0h			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

Table 40. GPIO Configuration Register Field Descriptions (ADS1247)

Bit	Field	Type	Reset	Description
7:4	RESERVED	R	0h	Reserved Always write 0000
3	IOCFG[3]	R/W	0h	GPIO[3] (AIN3) Pin Configuration 0: GPIO[3] is not enabled (default) 1: GPIO[3] is applied to AIN3
2	IOCFG[2]	R/W	0h	GPIO[2] (AIN2) Pin Configuration 0: GPIO[2] is not enabled (default) 1: GPIO[2] is applied to AIN2
1	IOCFG[1]	R/W	0h	GPIO[1] (REFN0) Pin Configuration 0: GPIO[1] is not enabled (default) 1: GPIO[1] is applied to REFN0
0	IOCFG[0]	R/W	0h	GPIO[0] (REFP0) Pin Configuration 0: GPIO[0] is not enabled (default) 1: GPIO[0] is applied to REFP0

Figure 105. GPIO Configuration Register (ADS1248)

7	6	5	4	3	2	1	0
IOCFG[7:0]							
R/W-00h							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

Table 41. GPIO Configuration Register Field Descriptions (ADS1248)

Bit	Field	Type	Reset	Description
7	IOCFG[7]	R/W	0h	GPIO[7] (AIN7) Pin Configuration 0: GPIO[7] is not enabled (default) 1: GPIO[7] is applied to AIN7
6	IOCFG[6]	R/W	0h	GPIO[6] (AIN6) Pin Configuration 0: GPIO[6] is not enabled (default) 1: GPIO[6] is applied to AIN6
5	IOCFG[5]	R/W	0h	GPIO[5] (AIN5) Pin Configuration 0: GPIO[5] is not enabled (default) 1: GPIO[5] is applied to AIN5
4	IOCFG[4]	R/W	0h	GPIO[4] (AIN4) Pin Configuration 0: GPIO[4] is not enabled (default) 1: GPIO[4] is applied to AIN4
3	IOCFG[3]	R/W	0h	GPIO[3] (AIN3) Pin Configuration 0: GPIO[3] is not enabled (default) 1: GPIO[3] is applied to AIN3
2	IOCFG[2]	R/W	0h	GPIO[2] (AIN2) Pin Configuration 0: GPIO[2] is not enabled (default) 1: GPIO[2] is applied to AIN2
1	IOCFG[1]	R/W	0h	GPIO[1] (REFN0) Pin Configuration 0: GPIO[1] is not enabled (default) 1: GPIO[1] is applied to REFN0
0	IOCFG[0]	R/W	0h	GPIO[0] (REFP0) Pin Configuration 0: GPIO[0] is not enabled (default) 1: GPIO[0] is applied to REFP0

9.6.4.10 GPIODIR—GPIO Direction Register (offset = 0Dh) [reset = 00h]

Figure 106. GPIO Direction Register (ADS1247)

7	6	5	4	3	2	1	0
0	0	0	0	IODIR[3:0]			
R-0h	R-0h	R-0h	R-0h	R/W-0h			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

Table 42. GPIO Direction Register Field Descriptions (ADS1247)

Bit	Field	Type	Reset	Description
7:4	RESERVED	R	0h	Reserved Always write 0000
3	IODIR[3]	R/W	0h	GPIO[3] (AIN3) Pin Direction Configures GPIO[3] as a GPIO input or GPIO output 0: GPIO[3] is an output (default) 1: GPIO[3] is an input
2	IODIR[2]	R/W	0h	GPIO[2] (AIN2) Pin Direction Configures GPIO[2] as a GPIO input or GPIO output 0: GPIO[2] is an output (default) 1: GPIO[2] is an input
1	IODIR[1]	R/W	0h	GPIO[1] (REFN0) Pin Direction Configures GPIO[1] as a GPIO input or GPIO output 0: GPIO[1] is an output (default) 1: GPIO[1] is an input
0	IODIR[0]	R/W	0h	GPIO[0] (REFP0) Pin Direction Configures GPIO[0] as a GPIO input or GPIO output 0: GPIO[0] is an output (default) 1: GPIO[0] is an input

Figure 107. GPIO Direction Register (ADS1248)

7	6	5	4	3	2	1	0
IODIR[7:0]							
R/W-00h							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

Table 43. GPIO Direction Register Field Descriptions (ADS1248)

Bit	Field	Type	Reset	Description
7	IODIR[7]	R/W	0h	GPIO[7] (AIN7) Pin Direction Configures GPIO[7] as a GPIO input or GPIO output 0: GPIO[7] is an output (default) 1: GPIO[7] is an input
6	IODIR[6]	R/W	0h	GPIO[6] (AIN6) Pin Direction Configures GPIO[6] as a GPIO input or GPIO output 0: GPIO[6] is an output (default) 1: GPIO[6] is an input
5	IODIR[5]	R/W	0h	GPIO[5] (AIN5) Pin Direction Configures GPIO[5] as a GPIO input or GPIO output 0: GPIO[5] is an output (default) 1: GPIO[5] is an input
4	IODIR[4]	R/W	0h	GPIO[4] (AIN4) Pin Direction Configures GPIO[4] as a GPIO input or GPIO output 0: GPIO[4] is an output (default) 1: GPIO[4] is an input
3	IODIR[3]	R/W	0h	GPIO[3] (AIN3) Pin Direction Configures GPIO[3] as a GPIO input or GPIO output 0: GPIO[3] is an output (default) 1: GPIO[3] is an input
2	IODIR[2]	R/W	0h	GPIO[2] (AIN2) Pin Direction Configures GPIO[2] as a GPIO input or GPIO output 0: GPIO[2] is an output (default) 1: GPIO[2] is an input
1	IODIR[1]	R/W	0h	GPIO[1] (REFN0) Pin Direction Configures GPIO[1] as a GPIO input or GPIO output 0: GPIO[1] is an output (default) 1: GPIO[1] is an input
0	IODIR[0]	R/W	0h	GPIO[0] (REFP0) Pin Direction Configures GPIO[0] as a GPIO input or GPIO output 0: GPIO[0] is an output (default) 1: GPIO[0] is an input

9.6.4.11 GPIODAT—GPIO Data Register (offset = 0Eh) [reset = 00h]

Figure 108. GPIO Data Register (ADS1247)

7	6	5	4	3	2	1	0
0	0	0	0	IODAT[3:0]			
R-0h	R-0h	R-0h	R-0h	R/W-0h			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

Table 44. GPIO Data Register Field Descriptions (ADS1247)

Bit	Field	Type	Reset	Description
7:4	RESERVED	R	0h	Reserved Always write 0000
3	IODAT[3]	R/W	0h	GPIO[3] (AIN3) Pin Data Configured as an output, read returns the register value Configured as an input, write sets the register value only 0: GPIO[3] is low (default) 1: GPIO[3] is high
2	IODAT[2]	R/W	0h	GPIO[2] (AIN2) Pin Data Configured as an output, read returns the register value Configured as an input, write sets the register value only 0: GPIO[2] is low (default) 1: GPIO[2] is high
1	IODAT[1]	R/W	0h	GPIO[1] (REFN0) Pin Data Configured as an output, read returns the register value Configured as an input, write sets the register value only 0: GPIO[1] is low (default) 1: GPIO[1] is high
0	IODAT[0]	R/W	0h	GPIO[0] (REFP0) Pin Data Configured as an output, read returns the register value Configured as an input, write sets the register value only 0: GPIO[0] is low (default) 1: GPIO[0] is high

Figure 109. GPIO Data Register (ADS1248)

7	6	5	4	3	2	1	0
IODAT[7:0]							
R/W-00h							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset; -x = variable

Table 45. GPIO Data Register Field Descriptions (ADS1248)

Bit	Field	Type	Reset	Description
7	IODAT[7]	R/W	0h	GPIO[7] (AIN7) Pin Data Configured as an output, read returns the register value Configured as an input, write sets the register value only 0: GPIO[7] is low (default) 1: GPIO[7] is high
6	IODAT[6]	R/W	0h	GPIO[6] (AIN6) Pin Data Configured as an output, read returns the register value Configured as an input, write sets the register value only 0: GPIO[6] is low (default) 1: GPIO[6] is high
5	IODAT[5]	R/W	0h	GPIO[5] (AIN5) Pin Data Configured as an output, read returns the register value Configured as an input, write sets the register value only 0: GPIO[5] is low (default) 1: GPIO[5] is high
4	IODAT[4]	R/W	0h	GPIO[4] (AIN4) Pin Data Configured as an output, read returns the register value Configured as an input, write sets the register value only 0: GPIO[4] is low (default) 1: GPIO[4] is high
3	IODAT[3]	R/W	0h	GPIO[3] (AIN3) Pin Data Configured as an output, read returns the register value Configured as an input, write sets the register value only 0: GPIO[3] is low (default) 1: GPIO[3] is high
2	IODAT[2]	R/W	0h	GPIO[2] (AIN2) Pin Data Configured as an output, read returns the register value Configured as an input, write sets the register value only 0: GPIO[2] is low (default) 1: GPIO[2] is high
1	IODAT[1]	R/W	0h	GPIO[1] (REFN0) Pin Data Configured as an output, read returns the register value Configured as an input, write sets the register value only 0: GPIO[1] is low (default) 1: GPIO[1] is high
0	IODAT[0]	R/W	0h	GPIO[0] (REFP0) Pin Data Configured as an output, read returns the register value Configured as an input, write sets the register value only 0: GPIO[0] is low (default) 1: GPIO[0] is high

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The ADS1246, ADS1247, and ADS1248 make up a family of precision, 24-bit, $\Delta\Sigma$ ADCs that offers many integrated features to ease the measurement of the most common sensor types including various types of temperature and bridge sensors. Primary considerations when designing an application with these devices include connecting and configuring the serial interface, designing the analog input filtering, establishing an appropriate external reference for ratiometric measurements, and setting the common-mode input voltage for the internal PGA. These considerations are discussed in the following sections.

10.1.1 Serial Interface Connections

The principle serial interface connections for the ADS1248 are shown in [Figure 110](#).




Figure 110. Serial Interface Connections

Most microcontroller SPI peripherals can operate with the ADS1248. The interface operates in SPI mode 1 where CPOL = 0 and CPHA = 1. In SPI mode 1, SCLK idles low and data are launched or changed only on SCLK rising edges; data are latched or read by the master and slave on SCLK falling edges. Details of the SPI communication protocol employed by the device can be found in the [Serial Interface Timing Requirements](#) section.

TI recommends placing 47-Ω resistors in series with all digital input and output pins ($\overline{CS}$, SCLK, DIN, DOUT/DRDY, DRDY, RESET and START). This resistance smooths sharp transitions, suppresses overshoot, and offers some overvoltage protection. Care must be taken to meet all SPI timing requirements because the additional resistors interact with the bus capacitances present on the digital signal lines.

Application Information (continued)

10.1.2 Analog Input Filtering

Analog input filtering serves two purposes: first, to limit the effect of aliasing during the sampling process and second, to reduce external noise from being a part of the measurement.

As with any sampled system, aliasing can occur if proper anti-alias filtering is not in place. Aliasing occurs when frequency components are present in the input signal that are higher than half the sampling frequency of the ADC (also known as the Nyquist frequency). These frequency components are folded back and show up in the actual frequency band of interest below half the sampling frequency. Note that inside a $\Delta\Sigma$ ADC, the input signal is sampled at the modulator frequency, f_{MOD} and not at the output data rate. The filter response of the digital filter repeats at multiples of the f_{MOD} , as shown in Figure 111. Signals or noise up to a frequency where the filter response repeats are attenuated to a certain amount by the digital filter depending on the filter architecture. Any frequency components present in the input signal around the modulator frequency or multiples thereof are not attenuated and alias back into the band of interest, unless attenuated by an external analog filter.




Figure 111. Effect of Aliasing

Application Information (continued)

Many sensor signals are inherently bandlimited; for example, the output of a thermocouple has a limited rate of change. In this case, the sensor signal does not alias back into the pass-band when using a $\Delta\Sigma$ ADC. However, any noise pick-up along the sensor wiring or the application circuitry can potentially alias into the pass-band. Power line-cycle frequency and harmonics are one common noise source. External noise can also be generated from electromagnetic interference (EMI) or radio frequency interference (RFI) sources, such as nearby motors and cellular phones. Another noise source typically exists on the printed circuit board (PCB) itself in the form of clocks and other digital signals. Analog input filtering helps remove unwanted signals from affecting the measurement result.

A first-order resistor-capacitor (RC) filter is (in most cases) sufficient to either totally eliminate aliasing, or to reduce the effect of aliasing to a level within the noise floor of the sensor. Ideally, any signal beyond $f_{\text{MOD}}/2$ is attenuated to a level below the noise floor of the ADC. The digital filter of the ADS1248 attenuates signals to a certain degree, as illustrated in the filter response plots in the [Digital Filter](#) section. In addition, noise components are usually smaller in magnitude than the actual sensor signal. Therefore, using a first-order RC filter with a cutoff frequency set at the output data rate or 10x higher is generally a good starting point for a system design.

Internal to the device, prior to the PGA inputs, is an EMI filter; see [Figure 52](#). The cutoff frequency of this filter is approximately 47 MHz, which helps reject high-frequency interferences.

10.1.3 External Reference and Ratiometric Measurements

The full-scale range of the ADS1248 is defined by the reference voltage and the PGA gain ($\text{FSR} = \pm V_{\text{REF}} / \text{Gain}$). An external reference can be used instead of the integrated 2.048-V reference to adapt the FSR to the specific system needs. An external reference must be used if $V_{\text{IN}} > 2.048$ V. For example, an external 2.5-V reference is required in order to measure signals as large as 2.5 V. Note that the input signal must be within the common-mode input range to be valid, and that the reference input voltage must be between 0.5 V and ($\text{AVDD} - \text{AVSS} - 1$ V).

The buffered reference inputs of the device also allow the implementation of ratiometric measurements. In a ratiometric measurement the same excitation source that is used to excite the sensor is also used to establish the reference for the ADC. As an example, a simple form of a ratiometric measurement uses the same current source to excite both the resistive sensor element (such as an RTD) and another resistive reference element that is in series with the element being measured. The voltage that develops across the reference element is used as the reference source for the ADC. In this configuration, current noise and drift are common to both the sensor measurement and the reference, therefore these components cancel out in the ADC transfer function. The output code is only a ratio of the sensor element value and the reference resistor value, and is not affected by the absolute value of the excitation current.

10.1.4 Establishing a Proper Common-Mode Input Voltage

The ADS1248 is used to measure various types of signal configurations. However, configuring the input of the device properly for the respective signal type is important.

The ADS1248 features an 8-input multiplexer (while the ADS1247 has a 4-input multiplexer). Each input can be independently selected as the positive input or the negative input to be measured by the ADC. With an 8-input multiplexer, the user can measure four independent differential-input channels. The user can also choose to measure 7 channels, using one input as a fixed common input. Regardless of the analog input configuration, make sure that all inputs, including the common input are within the common-mode input voltage range.

If the supply is unipolar (e.g. $\text{AVSS} = 0$ V and $\text{AVDD} = 5$ V), then $V_{(\text{AINN})} = 0$ V is not within the common-mode input range as shown by [Equation 3](#). Therefore, a single-ended measurement with the common input connected to ground is not possible. TI recommends connecting the common-input to mid-supply or alternatively to VREFOUT. Note that the common-mode range becomes further restricted with increasing PGA gain.

If the supply is bipolar ($\text{AVSS} = -2.5$ V and $\text{AVDD} = 2.5$ V), then ground is within the common-mode input range. Single-ended measurements with the common input connected to 0 V are possible in this case.

For a detailed explanation of the common-mode input range as it relates to the PGA see the [PGA Common-Mode Voltage Requirements](#) section.

Application Information (continued)

10.1.5 Isolated (or Floating) Sensor Inputs

Isolated sensors (sensors that are not referenced to the ADC ground) must have a common-mode voltage established within the specified ADC input range. Level shift the common-mode voltage by external resistor biasing, by connecting the negative lead to ground (bipolar analog supply), or by connecting to a dc voltage (unipolar analog supply). The 2.048-V reference output voltage may also be used to provide level shifting to floating sensor inputs.

10.1.6 Unused Inputs and Outputs

To minimize leakage currents on the analog inputs, leave unused analog inputs floating, connect them to mid-supply, or connect them to AVDD. Connecting unused analog inputs to AVSS is possible as well, but can yield higher leakage currents than the options mentioned before.

Do not float unused digital inputs or excessive power-supply leakage current may result. Tie all unused digital inputs to the appropriate levels, DVDD or DGND, including when in power-down mode. If the $\overline{\text{DRDY}}$ output is not used, leave the pin unconnected or tie it to DVDD using a weak pull-up resistor.

10.1.7 Pseudo Code Example

The following list shows a pseudo code sequence with the required steps to set up the device and the microcontroller that interfaces to the ADC in order to take subsequent readings from the ADS1248 in stop read data continuous (SDATAC) mode. In SDATAC mode, it is sufficient to wait for a time period longer than the data rate to retrieve the conversion result. New conversion data will not interrupt the reading of registers or data on DOUT. However in this example, the dedicated DRDY pin is used to indicate availability of new conversion data instead of waiting a set time period for a readout. The default configuration register settings are changed to PGA gain = 16, using the internal reference, and a data rate of 20 SPS.

```


Power up;
Delay for a minimum of 16 ms to allow power supplies to settle and power-on reset to complete;
Enable the device by setting the START pin high;
Configure the serial interface of the microcontroller to SPI mode 1 (CPOL = 0, CPHA =1);
If the  $\overline{\text{CS}}$  pin is not tied low permanently, configure the microcontroller GPIO connected to  $\overline{\text{CS}}$  as an
output;
Configure the microcontroller GPIO connected to the  $\overline{\text{DRDY}}$  pin as a falling edge triggered interrupt
input;
Set  $\overline{\text{CS}}$  to the device low;
Delay for a minimum of  $t_{\text{CSSC}}$ ;
Send the RESET command (06h) to make sure the device is properly reset after power up;
Delay for a minimum of 0.6 ms;
Send SDATAC command (16h) to prevent the new data from interrupting data or register transactions;
Write the respective register configuration with the WREG command (40h, 03h, 01h, 00h, 03h and 42h);
As an optional sanity check, read back all configuration registers with the RREG command (four bytes
from 20h, 03h);
Send the SYNC command (04h) to start the ADC conversion;
Delay for a minimum of  $t_{\text{SCCS}}$ ;
Clear  $\overline{\text{CS}}$  to high (resets the serial interface);
Loop
{
    Wait for  $\overline{\text{DRDY}}$  to transition low;
    Take  $\overline{\text{CS}}$  low;
    Delay for a minimum of  $t_{\text{CSSC}}$ ;
    Send the RDATA command (12h);
    Send 24 SCLKs to read out conversion data on DOUT/ $\overline{\text{DRDY}}$ ;
    Delay for a minimum of  $t_{\text{SCCS}}$ ;
    Clear  $\overline{\text{CS}}$  to high;
}
Take  $\overline{\text{CS}}$  low;
Delay for a minimum of  $t_{\text{CSSC}}$ ;
Send the SLEEP command (02h) to stop conversions and put the device in power-down mode;

```

Application Information (continued)

10.1.8 Channel Multiplexing Example

This example applies only to the ADS1247 and ADS1248. It explains a method to use the device with two sensors connected to two different analog channels. [Figure 112](#) shows the sequence of SPI operations performed on the device. After power up, $2^{16} t_{CLK}$ cycles are required before communication can be started. During the first $2^{16} t_{CLK}$ cycles, the device is internally held in a reset state. In this example, one of the sensors is connected to channels AIN0 and AIN1 and the other sensor is connected to channels AIN2 and AIN3. The ADC is operated at a data rate of 2 kSPS. The PGA gain is set to 32 for both sensors. VBIAS is connected to the negative terminal of both sensors (that is, channels AIN1 and AIN3). All these settings can be changed by performing a block write operation on the first four registers of the device. After the DRDY pin goes low, the conversion result can be immediately retrieved by sending in 24 SCLK pulses because the device defaults to RDATA mode. As the conversion result is being retrieved, the active input channels can be switched to AIN2 and AIN3 by writing into the MUX0 register in a full-duplex manner, as shown in [Figure 112](#). The write operation is completed with an additional eight SCLK pulses. The time from the write operation into the MUX0 register to the next DRDY low transition is shown in [Figure 112](#) and is 0.513 ms in this case. After DRDY goes low, the conversion result can be retrieved and the active channel can be switched as before.




(1) For $f_{CLK} = 4.096$ MHz.

Figure 112. SPI Communication Sequence for Channel Multiplexing

Application Information (continued)

10.1.9 Power-Down Mode Example

This second example deals with performing one conversion after power up and then entering power-down mode. In this example, a sensor is connected to input channels AIN0 and AIN1. Commands to set up the device must occur at least 2^{16} system clock cycles after powering up the device. The ADC operates at a data rate of 2 kSPS. The PGA gain is set to 32. VBIAS is connected to the negative terminal of the sensor (that is, channel AIN1). All these settings can be changed by performing a block write operation on the first four registers of the device. After performing the block write operation, the START pin can be taken low. The device enters the power-down mode as soon as DRDY goes low 0.575 ms after writing into the SYS0 register. The conversion result can be retrieved even after the device enters power-down mode by sending 24 SCLK pulses.



(1) For $f_{CLK} = 4.096$ MHz.

Figure 113. SPI Communication Sequence for Entering Power-Down Mode After a Conversion

10.2 Typical Applications

10.2.1 Ratiometric 3-Wire RTD Measurement System

Figure 114 shows a 3-wire RTD application circuit with lead-wire compensation using the ADS1247. The two IDAC current sources integrated in the ADS1247 are used to implement the lead-wire compensation. One IDAC current source (IDAC1) provides excitation to the RTD element. The other current source (IDAC2) has the same current setting, providing cancellation of lead-wire resistance by generating a voltage drop across lead-wire resistance R_{LEAD2} equal to the voltage drop across R_{LEAD1} . Because the voltage across the RTD is measured differentially at ADC pins AIN1 and AIN2, the voltages across the lead-wire resistances cancel. The ADC reference voltage (pins REF0 and REF1) is derived from the voltage across R_{REF} with the currents from IDAC1 and IDAC2, providing ratiometric cancellation of current-source drift. R_{REF} also level shifts the RTD signal to within the ADC specified common-mode input range.




Figure 114. Ratiometric 3-Wire RTD Measurement System Featuring the ADS1247

10.2.1.1 Design Requirements

Table 46 shows the design requirements of the 3-wire RTD application.

Table 46. Example 3-Wire RTD Application Design Requirements

DESIGN PARAMETER	VALUE
Supply voltage	3.3 V
Data rate	20 SPS
RTD type	3-wire PT100
RTD excitation current	1 mA
Temperature measurement range	–200°C to +850°C
Calibrated temperature measurement accuracy at $T_A = 25^{\circ}\text{C}$ ⁽¹⁾	±0.05°C

- (1) Not accounting for error of RTD; a two-point gain and offset calibration are performed, as well as chopping of the excitation currents to remove IDAC mismatch errors.

10.2.1.2 Detailed Design Procedure

10.2.1.2.1 Topology

Figure 115 shows the basic topology of a ratiometric measurement using an RTD. Shown are the ADC with the RTD and a reference resistor R_{REF} . There is a single current source, labeled IDAC1 which is used to excite the RTD as well as to establish a reference voltage for the ADC across R_{REF} .




Figure 115. Example of a Ratiometric RTD Measurement

With IDAC1, the ADC measures the RTD voltage using the voltage across R_{REF} as the reference. This will give a measurement such that the output code is proportional to the ratio of the RTD voltage and the reference voltage as shown in Equation 21 and Equation 22.

$$\text{Code} \propto V_{RTD} / V_{REF} \quad (21)$$

$$\text{Code} \propto (R_{RTD} \cdot I_{IDAC1}) / (R_{REF} \cdot I_{IDAC1}) \quad (22)$$

The currents cancel so that the equation reduces to Equation 23:

$$\text{Code} \propto R_{RTD} / R_{REF} \quad (23)$$

As shown in Equation 23, the measurement depends on the resistive value of the RTD and the reference resistor R_{REF} , but not on the IDAC1 current value. Therefore, the absolute accuracy and temperature drift of the excitation current does not matter. This is a ratiometric measurement. As long as there is no current leakage from IDAC1 outside of this circuit, the measurement depends only on R_{RTD} and R_{REF} .

In Figure 116, the lead resistances of a 3-wire RTD are shown and another excitation current source is added, labeled IDAC2.




Figure 116. Example of Lead Wire Compensation

With a single excitation current source, R_{LEAD1} adds an error to the measurement. By adding IDAC2, the second excitation current source is used to cancel out the error in the lead wire resistance. When adding the lead resistances and the second current source, the equation becomes:

$$\text{Code} \propto (V_{RTD} + (R_{LEAD1} \cdot I_{IDAC1}) - (R_{LEAD2} \cdot I_{IDAC2})) / (V_{REF} \cdot (I_{IDAC1} + I_{IDAC2})) \quad (24)$$

If the lead resistances match and the excitation currents match, then $R_{LEAD1} = R_{LEAD2}$ and $I_{IDAC1} = I_{IDAC2}$. The lead wire resistances cancel out so that Equation 24 reduces to the result in Equation 25 maintaining a ratiometric measurement.

$$\text{Code} \propto R_{RTD} / (2 \cdot R_{REF}) \quad (25)$$

R_{LEAD3} is not part of the measurement, since it is not in the input measurement path or in the reference input path.

As Equation 24 shows, the two current sources must be matched to cancel the lead resistances of the RTD wires. Any mismatch in the two current sources is minimized by using the multiplexer to swap or *chop* the two current sources between the two inputs. Taking measurements in both configurations and averaging the readings reduces the effects of mismatched current sources. The design uses the multiplexer in the ADS1247 to implement this chopping technique to remove the mismatch error between IDAC1 and IDAC2.

10.2.1.2.2 RTD Selection

The RTD is first chosen to be a PT100 element. The RTD resistance is defined by the Callendar-Van Dusen (CVD) equations and the resistance of the RTD is known depending on the temperature. The PT100 RTD has an impedance of 100 Ω at 0°C and roughly 0.385 Ω of resistance change per 1°C in temperature change. With a desired temperature measurement accuracy of 0.05°C, this translates to a resistive measurement accuracy of approximately 0.01925 Ω . The RTD resistance at the low end of the temperature range of –200°C is 18.590 Ω and the resistance at the high end of the temperature range of 850°C is 390.48 Ω .

10.2.1.2.3 Excitation Current

For the best possible resolution, the voltage across the RTD should be made as large as possible compared to the noise floor in the measurement. In general, measurement resolution improves with increasing excitation current. However, a larger excitation current will create self-heating in the RTD, which will cause drift and error in the measurement. The selection of excitation currents trades off resolution against sensor self-heating.

The excitation current sources in this design are selected to be 1 mA. This will maximize the value of the RTD voltage while keeping the self-heating low. The typical range of RTD self-heating coefficients is 2.5 mW/°C for small, thin-film elements and 65 mW/°C for larger, wire-wound elements. With 1-mA excitation at the maximum RTD resistance value, the power dissipation in the RTD is less than 0.4 mW and will keep the measurement errors due to self-heating to less than 0.01°C.

As mentioned in [Topology](#), chopping of the excitation current sources cancels mismatches between the IDACs. This technique is necessary for getting the best possible accuracy from the system. Mismatch between the excitation current sources is a large source of error if chopping is not implemented.

The internal reference voltage must be enabled while using the IDACs, even if an external ratiometric measurement is used for ADC conversions.

[Table 47](#) shows the ADS1247 register settings for setting up the internal reference and the excitation current sources.

Table 47. Register Bit Settings for Excitation Current Sources

REGISTER (Address)	BIT NAME	BIT VALUES	COMMENT
MUX1 (02h) ⁽¹⁾	VREFCON[1:0]	01	Internal reference enabled
MUX1 (02h)	REFSELT[1:0]	00	REFP0 and REFN0 reference inputs selected
IDAC0 (0Ah)	IMAG[2:0]	110	IDAC magnitude = 1 mA
IDAC1 (0Bh)	I1DIR[3:0] ⁽²⁾	0000	IDAC1 = AIN0
IDAC1 (0Bh)	I2DIR[3:0] ⁽²⁾	0011	IDAC2 = AIN3

(1) The internal reference is required to be enabled to use the IDAC current sources.

(2) To implement chopping, swap IDAC1 direction for IDAC2 direction. Set I1DIR[3:0] = 0011 and I2DIR[3:0] = 0000

10.2.1.2.4 Reference Resistor R_{REF}

TI recommends setting the common-mode voltage of the measurement near mid-supply, this helps keep the input within the common-mode input range of the PGA.

The reference resistor is selected to be 820 Ω . The voltage across R_{REF} is calculated from Equation 26.

$$V_{REF} = R_{REF} \cdot (I_{IDAC1} + I_{IDAC2}) = 820 \, \Omega \cdot 2 \, \text{mA} = 1.64 \, \text{V} \quad (26)$$

With $AVDD = 3.3 \, \text{V}$, Equation 26 shows that the input voltage is just below mid-supply.

The excitation current sources operate properly to a maximum IDAC compliance voltage. Above this compliance voltage, the current sources lose current regulation. In this example, the output voltage of the excitation current source is calculated from the sum of the voltages across the RTD and R_{REF} as shown in Equation 27.

$$V_{IDAC1 \, MAX} = R_{RTD \, MAX} \cdot I_{IDAC1} + (R_{REF} \cdot (I_{IDAC1} + I_{IDAC2})) = 0.4 \, \text{V} + 1.64 \, \text{V} = 2.04 \, \text{V} \quad (27)$$

A compliance voltage of $3.3 \, \text{V} - 2.04 \, \text{V} = 1.26 \, \text{V}$ is sufficient for proper IDAC operation. See Figure 41 and Figure 42 in *Typical Characteristics* for details.

Because the voltage across R_{REF} sets the reference voltage for the ADC, the tolerance and temperature drift of R_{REF} directly affect the measurement gain. A resistor with 0.02% maximum tolerance is selected.

10.2.1.2.5 PGA Setting

Because the excitation current is small to reduce self-heating, the PGA in the ADS1247 is used to amplify the signal across the RTD to utilize the full-scale range of the ADC. Starting with the reference voltage, the ADC will be able to measure a differential input signal range of $\pm 1.64 \, \text{V}$. The maximum allowable PGA gain setting is based on the reference voltage, the maximum RTD resistance, and the excitation current.

As mentioned previously the maximum resistance of the RTD will be seen at the top range of the temperature measurement at 850°C. This will give the largest voltage measurement of the ADC. $R_{RTD@850^\circ\text{C}}$ will be 390.48 Ω .

$$V_{RTD \, MAX} = R_{RTD@850^\circ\text{C}} \cdot I_{IDAC1} = 390.48 \, \Omega \cdot 1 \, \text{mA} = 390.48 \, \text{mV} \quad (28)$$

With a reference voltage of 1.64 V, the maximum gain for the PGA, without over-ranging the ADC, is shown in Equation 29.

$$\text{Gain}_{MAX} = V_{REF} / V_{RTD \, MAX} = 1.64 \, \text{V} / 390.48 \, \text{mV} = 4.2 \, \text{V/V} \quad (29)$$

Selecting a PGA gain of 4 will give a maximum measurement of 95% of the positive full-scale range. Table 48 shows the register settings to set the PGA gain as well as the inputs for the ADC.

Table 48. Register Bit Settings for the Input Multiplexer and PGA

REGISTER (ADDRESS)	BIT NAME	BIT VALUES	COMMENT
MUX0 (01h)	MUX_SP[2:0]	001	$AIN_P = AIN1$
MUX0 (01h)	MUX_SN[2:0]	010	$AIN_N = AIN2$
SYS0 (03h)	PGA[2:0]	010	PGA Gain = 4

10.2.1.2.6 Common-Mode Input Range

Now that the component values are selected, the common-mode input range should be verified to ensure that the ADC and PGA are not limited in operation. Start with the maximum input voltage, which will give the most restriction in the common-mode input range. At the maximum input voltage, the common-mode input voltage seen by the ADC is shown in Equation 30.

$$V_{CM} = V_{REF} + (V_{RTD \, MAX} / 2) = 1.64 \, \text{V} + (390.48 \, \text{mV} / 2) = 1.835 \, \text{V} \quad (30)$$

As mentioned in *Low-Noise PGA*, the common-mode input range is shown in Equation 3 and is applied to Equation 31.

$$AVSS + 0.1 \, \text{V} + (V_{RTD \, MAX} \cdot \text{Gain}) / 2 \leq V_{CM} \leq AVDD - 0.1 \, \text{V} - (V_{RTD \, MAX} \cdot \text{Gain}) / 2 \quad (31)$$

After substituting in the appropriate values, the common-mode input range can be found in Equation 32 and Equation 33.

$$0 \, \text{V} + 0.1 \, \text{V} + (390.48 \, \text{mV} \cdot 4) / 2 \leq V_{CM} \leq 3.3 \, \text{V} - 0.1 \, \text{V} - (390.48 \, \text{mV} \cdot 4) / 2 \quad (32)$$

$$881 \, \text{mV} \leq V_{CM} \leq 2.42 \, \text{V} \quad (33)$$

Because $V_{CM} = 1.835\text{ V}$ is within the limits of [Equation 33](#), the RTD measurement is within the input common-mode range of the ADC and PGA. At the RTD voltage minimum ($V_{RTD\text{ MIN}} = 18.59\text{ mV}$), a similar calculation can be made to show that the input common-mode voltage will be within the range as well.

10.2.1.2.7 Input and Reference Low-Pass Filters

The differential filters chosen for this application are designed to have a –3-dB corner frequency at least 10 times larger than the bandwidth of the ADC. The selected ADS1247 sampling rate of 20 SPS results in a –3-dB bandwidth of 14.8 Hz. The –3-dB filter corner frequency is set to be roughly 250 Hz at mid-scale measurement resistance. For proper operation, the differential cutoff frequencies of the reference and input low-pass filters must be well matched. This can be difficult because as the resistance of the RTD changes over the span of the measurement, the filter cutoff frequency changes as well. To mitigate this effect, the two resistors used in the input filter (R_{I1} and R_{I2}) are chosen to be two orders of magnitude larger than the RTD. Input bias currents of the ADC causes a voltage drop across the filter resistors that shows up as a differential offset error if the bias currents and/or filter resistors are not equal. TI recommends limiting the resistors to at most 10 k Ω to reduce DC offset errors due to input bias current. R_{I1} and R_{I2} are chosen to be 4.7 k Ω .

The input filter differential capacitor (C_{I_DIFF}) is calculated starting from the cutoff frequency as shown in [Equation 34](#).

$$f_{-3dB_DIFF} = 1 / (2 \pi \cdot C_{I_DIFF} \cdot (R_{I1} + R_{RTD} + R_{I2})) \quad (34)$$

$$f_{-3dB_DIFF} = 1 / (2 \pi \cdot C_{I_DIFF} \cdot (4.7\text{ k}\Omega + 150\text{ }\Omega + 4.7\text{ k}\Omega)) \quad (35)$$

After solving for C_{I_DIFF} , the capacitor is chosen to be a standard value of 68 nF.

To ensure that mismatch of the common-mode filter capacitors does not translate to a differential voltage, the common-mode capacitors (C_{I_CM1} and C_{I_CM2}) are chosen to be 10 times smaller than the differential capacitor, making them 6.8 nF each. This results in a common-mode cutoff frequency that is roughly 20 times larger than the differential filter, making the matching of the common-mode cutoff frequencies less critical.

$$f_{-3dB_CM+} = 1 / (2 \pi \cdot C_{I_CM1} \cdot (R_{I1} + R_{RTD} + R_{REF})) \quad (36)$$

$$f_{-3dB_CM-} = 1 / (2 \pi \cdot C_{I_CM1} \cdot (R_{I2} + R_{REF})) \quad (37)$$

After substituting values into [Equation 36](#) and [Equation 37](#), the common-mode cutoff frequencies are found to be $f_{-3dB_CM+} = 4.13\text{ kHz}$ and $f_{-3dB_CM-} = 4.24\text{ kHz}$.

Often, filtering the reference input is not necessary and adding bulk capacitance at the reference input is sufficient. However, equations showing a design procedure calculating filter values for the reference inputs are shown below.

The differential reference filter is designed to have a –3-dB corner frequency of 250 Hz to match the differential input filter. The two reference filter resistors are selected to be 9.09 k Ω , several times larger than the value of R_{REF} . The reference filter resistors should not be sized larger than 10 k Ω or DC bias errors become significant. The differential capacitor for the reference filter is calculated as shown in [Equation 38](#).

$$f_{-3dB_DIFF} = 1 / (2 \pi \cdot C_{R_DIFF} \cdot (R_{R1} + R_{RTD} + R_{R2})) \quad (38)$$

$$C_{R_DIFF} \approx 33\text{ nF} \quad (39)$$

After solving for C_{R_DIFF} , the capacitor is chosen to be a standard value of 33 nF.

To ensure that mismatch of the common-mode filter capacitors does not translate to a differential voltage, the reference common-mode capacitors (C_{R_CM1} and C_{R_CM2}) are chosen to be 10 times smaller than the reference differential capacitor, making them 3.3 nF each. Again, the resulting cutoff frequency for the common-mode filters is roughly 20 times larger than the differential filter, making the matching of the cutoff frequencies less critical.

$$f_{-3dB_CM+} = 1 / (2 \pi \cdot C_{R_CM1} \cdot (R_{R1} + R_{REF})) \quad (40)$$

$$f_{-3dB_CM-} = 1 / (2 \pi \cdot C_{R_CM2} \cdot R_{R2}) \quad (41)$$

After substituting values into [Equation 40](#) and [Equation 41](#), common-mode cutoff frequencies for the reference filter are found to be $f_{-3dB_CM+} = 4.87\text{ kHz}$ and $f_{-3dB_CM-} = 5.31\text{ kHz}$.

10.2.1.2.8 Register Settings

The register settings for this design are shown in [Table 49](#).

Table 49. Register Settings

REGISTER	NAME	SETTING	DESCRIPTION
00h	MUX0	0Ah	Select AIN1 = AIN _P and AIN2 = AIN _N
01h	VBIAS	00h	
02h	MUX1	20h	Internal reference enabled, REFP0 and REFNO reference inputs selected
03h	SYS0	22h	PGA Gain = 4, DR = 20 SPS
04h	OFC0 ⁽¹⁾	xxh	
05h	OFC1	xxh	
06h	OFC2	xxh	
07h	FSC0 ⁽¹⁾	xxh	
08h	FSC1	xxh	
09h	FSC2	xxh	
0Ah	IDAC0	x6h	ID bits may be version dependent, IDAC magnitude set to 1 mA
0Bh	IDAC1	03h ⁽²⁾	IDAC1 set to AIN0; IDAC2 set to AIN3
0Ch	GPIOCFG	00h	
0Dh	GPIOCDIR	00h	
0Eh	GPIODAT	00h	

(1) A two-point gain calibration and offset calibration remove errors from the R_{REF} tolerance, offset voltage and gain error. The results are used for the OFC and FSC registers

(2) To chop the excitation current sources, swap output pins with IDAC1 register and set to 30h

10.2.1.3 Application Curves

To test the accuracy of the acquisition circuit, a series of calibrated high-precision discrete resistors are used as the input to the system. Measurements are taken at T_A = 25°C. [Figure 117](#) displays the uncalibrated resistance measurement accuracy of the system over an input span from 20 Ω to 400 Ω. The offset error can be attributed to the offset of the ADC, while the gain error can be attributed to the accuracy of the R_{REF} resistor and the ADC. A linear curve-fit is applied to the results yielding the system gain and offset errors displayed in [Figure 117](#).

Precision temperature measurement applications are typically calibrated to remove the effects of gain and offset errors, which generally dominate the total system error. The simplest calibration method is a linear, or two-point, calibration which applies an equal and opposite gain and offset term to cancel the measured system gain and offset errors. Applying a gain and offset calibration yields the calibrated results shown in [Figure 118](#).

The results in [Figure 118](#) are converted to temperature accuracy by dividing the results by the RTD sensitivity (α) at the measured resistance. Over the full resistance input range, the maximum total measured error is ±0.00415 Ω. [Equation 42](#) uses the measured resistance error and the RTD sensitivity at 0°C to calculate the measured temperature accuracy.

$$\text{Error (}^{\circ}\text{C)} = \frac{\text{Error (}\Omega\text{)}}{\alpha_{@0^{\circ}\text{C}}} = \frac{\pm 0.00415 \Omega}{0.39083 \frac{\Omega}{^{\circ}\text{C}}} = \pm 0.0106^{\circ}\text{C} \quad (42)$$

[Figure 119](#) displays the calculated temperature accuracy of the circuit assuming a linear RTD resistance to temperature response. It does not include any linearity compensation of the RTD.




Figure 117. Resistance Measurement Results with Precision Resistors before Calibration




Figure 118. Resistance Measurement Results with Precision Resistors after Calibration




Figure 119. Calculated Temperature Error from Resistance Measurement Error

Table 50 compares the measurement accuracy with the design goal from Table 46.

Table 50. Comparison of Design Goals and Measured Performance

	GOAL	MEASURED
Calibrated Resistance Measurement Accuracy at $T_A = 25^\circ\text{C}$	$\pm 0.01925\ \Omega$	$\pm 0.00415\ \Omega$
Calibrated Temperature Measurement Accuracy at $T_A = 25^\circ\text{C}$	$\pm 0.05^\circ\text{C}$	$\pm 0.0106^\circ\text{C}$

For more detailed information about the design, calculations, or error analysis, see the *3-Wire RTD Measurement System Reference Design, -200°C to 850°C* , [SLAU520](#).

10.2.2 K-Type Thermocouple Measurement (–200°C to +1250°C) with Cold-Junction Compensation

Figure 120 shows the basic connections of a thermocouple measurement system based on the ADS1248. This circuit uses a cold-junction compensation measurement based on the [Ratiometric 3-Wire RTD Measurement System](#) topology shown in the previous application example. Using the IEXC1 and IEXC2 pins allow for routing of the IDAC currents without using any other analog pins. Along with the thermocouple and cold-junction measurements, four other analog inputs (AIN4 to AIN7 not shown in the schematic) are available for alternate measurements or use as GPIO pins.




Figure 120. Thermocouple Measurement System Using the ADS1248

10.2.2.1 Design Requirements

Table 51 shows the design requirements of the thermocouple application for the ADS1248.

Table 51. Example Thermocouple Application Design Requirements

DESIGN PARAMETER	VALUE
Supply voltage	3.3 V
Reference voltage	Internal 2.048-V reference
Update rate	≥ 10 readings per second
Thermocouple type	K
Temperature measurement range	–200°C to +1250°C
Measurement accuracy at $T_A = 25^\circ\text{C}^{(1)}$	±0.2°C

(1) Not accounting for error of thermocouple and the cold-junction measurement; offset calibration is performed at $T_{(TC)} = T_{(CJ)} = 25^\circ\text{C}$; no gain calibration.

10.2.2.2 Detailed Design Procedure

10.2.2.2.1 Biasing Resistors

The biasing resistors R_{B1} and R_{B2} are used to set the common-mode voltage of the thermocouple to within the specified common-mode voltage range of the PGA (in this example, to mid-supply $AVDD / 2$). If the application requires the thermocouple to be biased to GND, a bipolar supply (for example, $AVDD = 2.5\text{ V}$ and $AVSS = -2.5\text{ V}$) must be used for the device to meet the common-mode voltage requirement of the PGA. When choosing the values of the biasing resistors, care must be taken so that the biasing current does not degrade measurement accuracy. The biasing current flows through the thermocouple and can cause self-heating and additional voltage drops across the thermocouple leads. Typical values for the biasing resistors range from $1\text{ M}\Omega$ to $50\text{ M}\Omega$.

In addition to biasing the thermocouple, R_{B1} and R_{B2} are also useful for detecting an open thermocouple lead. When one of the thermocouple leads fails open, the biasing resistors pull the analog inputs (AIN0 and AIN1) to $AVDD$ and $AVSS$, respectively. The ADC consequently reads a full-scale value, which is outside the normal measurement range of the thermocouple voltage, to indicate this failure condition.

10.2.2.2.2 Input Filtering

Although the digital filter attenuates high-frequency components of noise, TI recommends providing a first-order, passive RC filter at the inputs to further improve performance. The differential RC filter formed by R_{I1} , R_{I2} , and the differential capacitor C_{I_DIFF} offers a cutoff frequency that is calculated using [Equation 43](#).

$$f_c = 1 / (2 \pi \cdot (R_{I1} + R_{I2}) \cdot C_{I_DIFF}) \quad (43)$$

Two common-mode filter capacitors (C_{I_CM1} and C_{I_CM2}) are also added to offer attenuation of high-frequency, common-mode noise components. TI recommends that the differential capacitor C_{I_DIFF} be at least an order of magnitude (10x) larger than the common-mode capacitors (C_{I_CM1} and C_{I_CM2}) because mismatches in the common-mode capacitors can convert common-mode noise into differential noise.

The filter resistors R_{F1} and R_{F2} also serve as current-limiting resistors. These resistors limit the current into the analog inputs (AIN0 and AIN1) of the device to safe levels if an overvoltage on the inputs occurs. Care must be taken when choosing the filter resistor values because the input currents flowing into and out of the device cause a voltage drop across the resistors. This voltage drop shows up as an additional offset error at the ADC inputs. For thermocouple measurements, TI recommends limiting the filter resistor values to below $10\text{ k}\Omega$.

The filter component values used in this design are: $R_{I1} = R_{I2} = 1\text{ k}\Omega$, $C_{I_DIFF} = 100\text{ nF}$, and $C_{I_CM1} = C_{I_CM2} = 10\text{ nF}$.

10.2.2.2.3 PGA Setting

The highest measurement resolution is achieved when matching the largest potential input signal to the FSR of the ADC by choosing the highest possible gain. From the design requirement, the maximum thermocouple voltage occurs at $T_{TC} = 1250^\circ\text{C}$ and is $V_{TC} = 50.644\text{ mV}$ as defined in the tables published by the [National Institute of Standards and Technology \(NIST\)](#) using a cold-junction temperature of $T_{CJ} = 0^\circ\text{C}$. A thermocouple produces an output voltage that is proportional to the temperature difference between the thermocouple tip and the cold junction. If the cold junction is at a temperature below 0°C , the thermocouple produces a voltage larger than 50.644 mV . The isothermal block area is constrained by the operating temperature range of the device. Therefore, the isothermal block temperature is limited to -40°C . A K-type thermocouple at $T_{TC} = 1250^\circ\text{C}$ produces an output voltage of $V_{TC} = 50.644\text{ mV} - (-1.527\text{ mV}) = 52.171\text{ mV}$ when referenced to a cold-junction temperature of $T_{CJ} = -40^\circ\text{C}$. The maximum gain that can be applied when using the internal 2.048-V reference is then calculated as 39.3 from [Equation 44](#). The next smaller PGA gain setting the device offers is 32.

$$\text{Gain}_{MAX} = V_{REF} / V_{TC_MAX} = 2.048\text{ V} / 52.171\text{ mV} = 39.3 \quad (44)$$

10.2.2.2.4 Cold-Junction Measurement

AIN2 and AIN3 are attached to a 3-wire RTD that is used to measure the cold-junction temperature. Similar to [Ratiometric 3-Wire RTD Measurement System](#), the 3-wire RTD design is the same except the inputs and excitation current sources have been changed. Note that R_{REF} and PGA Gain can be optimized for a reduced temperature range.

The device does not perform an automatic cold-junction compensation of the thermocouple. This compensation must be done in the microcontroller that interfaces to the device. The microcontroller requests one or multiple readings of the thermocouple voltage from the device and then sets the device to measure the cold junction with the RTD to compensate for the cold-junction temperature.

An algorithm similar to the following must be implemented on the microcontroller to compensate for the cold-junction temperature:

1. Measure the thermocouple voltage, $V_{(TC)}$, between AIN0 and AIN1.
2. Measure the temperature of the cold junction, $T_{(CJ)}$, using a ratiometric measurement with the 3-wire RTD across AIN2 and AIN3.
3. Convert the cold-junction temperature into an equivalent thermoelectric voltage, $V_{(CJ)}$, using the tables or equations provided by NIST.
4. Add $V_{(TC)}$ and $V_{(CJ)}$ and translate the summation back into a thermocouple temperature using the NIST tables or equations again.

There are alternate methods of measuring the cold-junction temperature. The additional analog input channels of the device can be used in this case to measure the cold-junction temperature with a thermistor or an alternate analog temperature sensor.

10.2.2.2.5 Calculated Resolution

To get an approximation of the achievable temperature resolution, the RMS noise of the ADS1248 at Gain = 32 and DR = 20 SPS ($0.16 \mu V_{RMS}$) is taken from [Table 5](#). The noise is divided by the average sensitivity of a K-type thermocouple ($41 \mu V/^{\circ}C$), as shown in [Equation 45](#).

$$\text{Temperature Resolution} = 0.16 \mu V / 41 \mu V/^{\circ}C = 0.004^{\circ}C \quad (45)$$

10.2.2.2.6 Register Settings

The register settings for this design are shown in [Table 52](#). The inputs are selected to measure the thermocouple and the internal reference is used and selected. The excitation current sources are selected and on. While this does consume some power, it allows for a quick transition for the cold-junction measurement.

Table 52. Register Settings for the Thermocouple Measurement

REGISTER	NAME	SETTING	DESCRIPTION
00h	MUX0	01h	Select AIN0 = AIN _P , AIN1 = AIN _N
01h	VBIAS	00h	
02h	MUX1	30h	Internal reference enabled, internal reference selected
03h	SYS0	52h	PGA Gain = 32, DR = 20 SPS
04h	OFC0	xxh	
05h	OFC1	xxh	
06h	OFC2	xxh	
07h	FSC0	xxh	
08h	FSC1	xxh	
09h	FSC2	xxh	
0Ah	IDAC0	x6h	IDAC magnitude set to 1 mA
0Bh	IDAC1	89h	IDAC1 set to IEXC1, IDAC2 set to IEXC2
0Ch	GPIOCFG	00h	
0Dh	GPIOCDIR	00h	
0Eh	GPIODAT	00h	

Changing to the cold-junction measurement, the registers are set to measure the RTD. This requires changing the input, the reference input, the gain, and any calibration settings required for the measurement accuracy. [Table 53](#) shows the register settings for the RTD measurement used for cold-junction compensation.

Table 53. Register Settings for the Cold-Junction Measurement

REGISTER	NAME	SETTING	DESCRIPTION
00h	MUX0	13h	Select AIN2 = AIN _P , AIN3 = AIN _N
01h	VBIAS	00h	
02h	MUX1	20h	Internal reference enabled, REFP0 and REFN0 selected
03h	SYS0	22h	PGA Gain = 4, DR = 20 SPS
04h	OFC0	xxh	Calibration values will be different between measurement settings
05h	OFC1	xxh	
06h	OFC2	xxh	
07h	FSC0	xxh	
08h	FSC1	xxh	
09h	FSC2	xxh	
0Ah	IDAC0	x6h	IDAC magnitude set to 1 mA
0Bh	IDAC1	89h	IDAC1 set to IEXC1, IDAC2 set to IEXC2
0Ch	GPIOCFG	00h	
0Dh	GPIOCDIR	00h	
0Eh	GPIODAT	00h	

10.3 Do's and Don'ts

- Do partition the analog, digital, and power supply circuitry into separate sections on the PCB.
- Do use a single ground plane for analog and digital grounds.
- Do place the analog components close to the ADC pins using short, direct connections.
- Do keep the SCLK pin free of glitches and noise.
- Do verify that the analog input voltages are within the specified PGA input voltage range under all input conditions.
- Do float unused analog input pins to minimize input leakage current. Connecting unused pins to AVDD is the next best option.
- Do provide current limiting to the analog inputs in case overvoltage faults occur.
- Do use a low-dropout linear regulator (LDO) to reduce ripple voltage generated by switch-mode power supplies. This is especially true for AVDD where the supply noise may affect the performance.
- Don't cross analog and digital signals.
- Don't allow the analog and digital power supply voltages to exceed 5.5 V under all conditions, including during power up and power down.

[Figure 121](#) shows Do's and Don'ts of ADC circuit connections.

Do's and Don'ts (continued)










Figure 121. Dos and Don'ts Circuit Connections

11 Power-Supply Recommendations

The device requires two power supplies: analog (AVDD, AVSS) and digital (DVDD, DGND). The analog power supply can be bipolar (for example, AVDD = 2.5 V, AVSS = –2.5 V) or unipolar (for example, AVDD = 3.3 V, AVSS = 0 V) and is independent of the digital power supply. The digital supply sets the digital I/O levels (with the exception of the GPIO levels which are set by the analog supply of AVDD to AVSS).

11.1 Power-Supply Sequencing

The power supplies can be sequenced in any order but in no case must any analog or digital inputs exceed the respective analog or digital power-supply voltage limits. Wait at least $2^{16} t_{CLK}$ cycles after all power supplies are stabilized before communicating with the device to allow the power-on reset process to complete.

11.2 Power-Supply Decoupling

Good power-supply decoupling is important to achieve optimum performance. AVDD, AVSS (when using a bipolar supply) and DVDD must be decoupled with at least a 0.1-μF capacitor, as shown in Figure 122. Place the bypass capacitors as close to the power-supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes. TI recommends connecting analog and digital ground together as close to the device as possible.




Figure 122. Power Supply Decoupling for Unipolar and Bipolar Supply Operation

12 Layout

12.1 Layout Guidelines

TI recommends employing best design practices when laying out a printed-circuit board (PCB) for both analog and digital components. This recommendation generally means that the layout separates analog components [such as ADCs, amplifiers, references, digital-to-analog converters (DACs), and analog MUXs] from digital components [such as microcontrollers, complex programmable logic devices (CPLDs), field-programmable gate arrays (FPGAs), radio frequency (RF) transceivers, universal serial bus (USB) transceivers, and switching regulators]. An example of good component placement is shown in [Figure 123](#). Although [Figure 123](#) provides a good example of component placement, the best placement for each application is unique to the geometries, components, and PCB fabrication capabilities employed. That is, there is no single layout that is perfect for every design and careful consideration must always be used when designing with any analog component.




Figure 123. System Component Placement

The following outlines some basic recommendations for the layout of the ADS1248 to get the best possible performance of the ADC. A good design can be ruined with a bad circuit layout.

- Separate analog and digital signals. To start, partition the board into analog and digital sections where the layout permits. Route digital lines away from analog lines. This prevents digital noise from coupling back into analog signals.
- The ground plane can be split into an analog plane (AGND) and digital plane (DGND), but this is not necessary. Place digital signals over the digital plane, and analog signals over the analog plane. As a final step in the layout, the split between the analog and digital grounds must be connected to together at the ADC.
- Fill void areas on signal layers with ground fill.
- Provide good ground return paths. Signal return currents will flow on the path of least impedance. If the ground plane is cut or has other traces that block the current from flowing right next to the signal trace, it will have to find another path to return to the source and complete the circuit. If it is forced into a larger path, it increases the chance that the signal will radiate. Sensitive signals will be more susceptible to EMI interference.
- Use bypass capacitors on supplies to reduce high frequency noise. Do not place vias between bypass capacitors and the active device. Placing the bypass capacitors on the same layer as close to the active device yields the best results.
- Consider the resistance and inductance of the routing. Often, traces for the inputs have resistances that react with the input bias current and cause an added error voltage. Reducing the loop area enclosed by the source signal and the return current will reduce the inductance in the path. Reducing the inductance will reduce the EMI pickup and reduce the high frequency impedance seen by the device.
- Watch for parasitic thermocouples in the layout. Dissimilar metals going from each analog input to the sensor may create a parasitic thermocouple which can add an offset to the measurement. Differential inputs should be matched for both the inputs going to the measurement source.
- Analog inputs with differential connections must have a capacitor placed differentially across the inputs. Best input combinations for differential measurements use adjacent analog input lines such as AIN0, AIN1 and AIN2, AIN3. The differential capacitors must be of high quality. The best ceramic chip capacitors are COG (NPO), which have stable properties and low noise characteristics.

12.2 Layout Example




Figure 124. ADS124x Layout Example

13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following:

- *Example Temperature Measurement Applications Using the ADS1247 and ADS1248*, [SBAA180](#)
- *RTD Ratiometric Measurements and Filtering Using the ADS1148 and ADS1248 Family of Devices*, [SBAA201](#)
- *3-Wire RTD Measurement System Reference Design, –200°C to 850°C*, [SLAU520](#)
- *A Glossary of Analog-to-Digital Specifications and Performance Characteristics*, [SBAA147](#)

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 54. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
ADS1246	Click here	Click here	Click here	Click here	Click here
ADS1247	Click here	Click here	Click here	Click here	Click here
ADS1248	Click here	Click here	Click here	Click here	Click here

13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.4 Trademarks

E2E is a trademark of Texas Instruments.

SPI is a trademark of Motorola, Inc.

All other trademarks are the property of their respective owners.

13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
ADS1246IPW	Active	Production	TSSOP (PW) 16	90 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	ADS1246
ADS1246IPW.A	Active	Production	TSSOP (PW) 16	90 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	ADS1246
ADS1246IPWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	ADS1246
ADS1246IPWR.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	ADS1246
ADS1246IPWRG4	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	ADS1246
ADS1246IPWRG4.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	ADS1246
ADS1247IPW	Active	Production	TSSOP (PW) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ADS1247
ADS1247IPW.A	Active	Production	TSSOP (PW) 20	70 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ADS1247
ADS1247IPWR	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ADS1247
ADS1247IPWR.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ADS1247
ADS1247IPWRG4	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ADS1247
ADS1247IPWRG4.A	Active	Production	TSSOP (PW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ADS1247
ADS1248IPW	Active	Production	TSSOP (PW) 28	50 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS1248
ADS1248IPW.A	Active	Production	TSSOP (PW) 28	50 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS1248
ADS1248IPWR	Active	Production	TSSOP (PW) 28	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS1248
ADS1248IPWR.A	Active	Production	TSSOP (PW) 28	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS1248
ADS1248IPWRG4	Active	Production	TSSOP (PW) 28	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS1248
ADS1248IPWRG4.A	Active	Production	TSSOP (PW) 28	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS1248

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS1246IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
ADS1246IPWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
ADS1247IPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
ADS1247IPWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
ADS1248IPWR	TSSOP	PW	28	2000	330.0	16.4	6.75	10.1	1.8	12.0	16.0	Q1
ADS1248IPWRG4	TSSOP	PW	28	2000	330.0	16.4	6.75	10.1	1.8	12.0	16.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS1246IPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
ADS1246IPWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0
ADS1247IPWR	TSSOP	PW	20	2000	356.0	356.0	35.0
ADS1247IPWRG4	TSSOP	PW	20	2000	356.0	356.0	35.0
ADS1248IPWR	TSSOP	PW	28	2000	356.0	356.0	35.0
ADS1248IPWRG4	TSSOP	PW	28	2000	356.0	356.0	35.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
ADS1246IPW	PW	TSSOP	16	90	530	10.2	3600	3.5
ADS1246IPW.A	PW	TSSOP	16	90	530	10.2	3600	3.5
ADS1247IPW	PW	TSSOP	20	70	530	10.2	3600	3.5
ADS1247IPW.A	PW	TSSOP	20	70	530	10.2	3600	3.5
ADS1248IPW	PW	TSSOP	28	50	530	10.2	3600	3.5
ADS1248IPW.A	PW	TSSOP	28	50	530	10.2	3600	3.5



4220204/A 02/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220204/A 02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X


4220204/A 02/2017

NOTES: (continued)



8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153



4220206/A 02/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220206/A 02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220206/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated