

# TCA9545A Low Voltage 4-channel I<sup>2</sup>C and SMBus Switch With Interrupt Logic and Reset Functions

## 1 Features

- 1-of-4 Bidirectional translating switches
- I<sup>2</sup>C bus and SMBus compatible
- Four active-low interrupt inputs
- Active-low interrupt output
- Active-low reset input
- Two address terminals, allowing up to four devices on the I<sup>2</sup>C bus
- Channel selection via I<sup>2</sup>C bus, in any combination
- Power-up with all switch channels deselected
- Low R<sub>ON</sub> switches
- Allows voltage-level translation between 1.8-V, 2.5-V, 3.3-V, and 5-V buses
- No glitch on power-up
- Supports hot insertion
- Low standby current
- Operating power-supply voltage range of 1.65 V to 5.5 V
- 5.5 V Tolerant inputs
- 0 to 400-kHz Clock frequency
- Latch-Up performance exceeds 100 mA per JESD 78
- ESD Protection exceeds JESD 22
  - 4000-V Human-body model (A114-A)
  - 1500-V Charged-device model (C101)

## 2 Applications

- Servers
- Routers (telecom switching equipment)
- [Factory automation](#)
- Products with I<sup>2</sup>C slave address conflicts (e.g. multiple, identical temp sensors)

## 3 Description

The TCA9545A is a quad bidirectional translating switch controlled via the I<sup>2</sup>C bus. The SCL/SDA upstream pair fans out to four downstream pairs, or channels. Any individual SC<sub>n</sub>/SD<sub>n</sub> channel or combination of channels can be selected, determined by the contents of the programmable control register. Four interrupt inputs (INT<sub>3</sub>–INT<sub>0</sub>), one for each of the downstream pairs, are provided. One interrupt (INT) output acts as an AND of the four interrupt inputs.


An active-low reset ( $\overline{\text{RESET}}$ ) input allows the TCA9545A to recover from a situation in which one of the downstream I<sup>2</sup>C buses is stuck in a low state. Pulling  $\overline{\text{RESET}}$  low resets the I<sup>2</sup>C state machine and causes all the channels to be deselected, as does the internal power-on reset function.

The pass gates of the switches are constructed such that the VCC terminal can be used to limit the maximum high voltage, which will be passed by the TCA9545A. This allows the use of different bus voltages on each pair, so that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts, without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O terminals are 5.5 V tolerant.

### Device Information

ORDER NUMBER	PACKAGE	BODY SIZE
TCA9545APWR	TSSOP (20)	6,5mm x 4,4mm

### Simplified Application Diagram



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	8.3 Feature Description.....	<b>12</b>
<b>2 Applications</b> .....	<b>1</b>	8.4 Device Functional Modes.....	<b>12</b>
<b>3 Description</b> .....	<b>1</b>	8.5 Programming.....	<b>12</b>
<b>4 Revision History</b> .....	<b>2</b>	8.6 Control Register .....	<b>15</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>9 Application and Implementation</b> .....	<b>17</b>
<b>6 Specifications</b> .....	<b>4</b>	9.1 Application Information.....	<b>17</b>
6.1 Absolute Maximum Ratings .....	<b>4</b>	9.2 Typical Application .....	<b>17</b>
6.2 ESD Ratings.....	<b>4</b>	<b>10 Power Supply Recommendations</b> .....	<b>20</b>
6.3 Recommended Operating Conditions .....	<b>4</b>	10.1 Power-On Reset Requirements .....	<b>20</b>
6.4 Thermal Information .....	<b>4</b>	<b>11 Layout</b> .....	<b>22</b>
6.5 Electrical Characteristics.....	<b>5</b>	11.1 Layout Guidelines .....	<b>22</b>
6.6 I <sup>2</sup> C Interface Timing Requirements.....	<b>6</b>	11.2 Layout Example .....	<b>22</b>
6.7 Switching Characteristics .....	<b>7</b>	<b>12 Device and Documentation Support</b> .....	<b>23</b>
6.8 Interrupt and Reset Timing Requirements.....	<b>7</b>	12.1 Receiving Notification of Documentation Updates	<b>23</b>
6.9 Typical Characteristics .....	<b>8</b>	12.2 Support Resources .....	<b>23</b>
<b>7 Parameter Measurement Information</b> .....	<b>9</b>	12.3 Trademarks .....	<b>23</b>
<b>8 Detailed Description</b> .....	<b>11</b>	12.4 Electrostatic Discharge Caution.....	<b>23</b>
8.1 Overview .....	<b>11</b>	12.5 Glossary .....	<b>23</b>
8.2 Functional Block Diagram .....	<b>11</b>	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	<b>23</b>

## 4 Revision History

Changes from Revision C (July 2019) to Revision D	Page
• Changed $V_{CC} = 3.3\text{ V}$ to $V_{CC} = 2.5\text{ V}$ in <a href="#">Figure 16</a> .....	<b>17</b>

Changes from Revision B (March 2014) to Revision C	Page
• Moved $T_{stg}$ to the <i>Absolute Maximum Ratings</i> table.....	<b>4</b>
• Changed the <i>Handling Ratings</i> table To: <i>ESD Ratings</i> table .....	<b>4</b>
• Changed the last row of column B1 From: X To: 0 in <a href="#">Table 1</a> .....	<b>16</b>


  

Changes from Revision A (March 2014) to Revision B	Page
• Updated pin names in graphics. ....	<b>1</b>

Changes from Original (January 2014) to Revision A	Page
• Updated PREVIEW document to full version. ....	<b>1</b>

## 5 Pin Configuration and Functions



### Pin Functions

PIN		DESCRIPTION
NO.	NAME	
1	A0	Address input 0. Connect directly to $V_{CC}$ or ground.
2	A1	Address input 1. Connect directly to $V_{CC}$ or ground.
3	$\overline{\text{RESET}}$	Active-low reset input. Connect to $V_{CC}$ or $V_{DPUM}^{(1)}$ through a pull-up resistor if not used.
4	$\overline{\text{INT0}}$	Active-low interrupt input 0. Connect to $V_{DPU0}^{(1)}$ through a pull-up resistor.
5	SD0	Serial data 0. Connect to $V_{DPU0}^{(1)}$ through a pull-up resistor.
6	SC0	Serial clock 0. Connect to $V_{DPU0}^{(1)}$ through a pull-up resistor.
7	$\overline{\text{INT1}}$	Active-low interrupt input 1. Connect to $V_{DPU1}^{(1)}$ through a pull-up resistor.
8	SD1	Serial data 1. Connect to $V_{DPU1}^{(1)}$ through a pull-up resistor.
9	SC1	Serial clock 1. Connect to $V_{DPU1}^{(1)}$ through a pull-up resistor.
10	GND	Ground
11	$\overline{\text{INT2}}$	Active-low interrupt input 2. Connect to $V_{DPU2}^{(1)}$ through a pull-up resistor.
12	SD2	Serial data 2. Connect to $V_{DPU2}^{(1)}$ through a pull-up resistor.
13	SC2	Serial clock 2. Connect to $V_{DPU2}^{(1)}$ through a pull-up resistor.
14	$\overline{\text{INT3}}$	Active-low interrupt input 3. Connect to $V_{DPU3}^{(1)}$ through a pull-up resistor.
15	SD3	Serial data 3. Connect to $V_{DPU3}^{(1)}$ through a pull-up resistor.
16	SC3	Serial clock 3. Connect to $V_{DPU3}^{(1)}$ through a pull-up resistor.
17	$\overline{\text{INT}}$	Active-low interrupt output. Connect to $V_{DPUM}^{(1)}$ through a pull-up resistor.
18	SCL	Serial clock line. Connect to $V_{DPUM}^{(1)}$ through a pull-up resistor.
19	SDA	Serial data line. Connect to $V_{DPUM}^{(1)}$ through a pull-up resistor.
20	VCC	Supply power

(1)  $V_{DPUX}$  is the pull-up reference voltage for the associated data line.  $V_{DPUM}$  is the master I<sup>2</sup>C master reference voltage and  $V_{DPU0}$ – $V_{DPU3}$  are the slave channel reference voltages.

## 6 Specifications

### 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range	-0.5	7	V
V <sub>I</sub>	Input voltage range <sup>(2)</sup>	-0.5	7	V
I <sub>I</sub>	Input current		±20	mA
I <sub>O</sub>	Output current		±25	mA
	Continuous current through V <sub>CC</sub>		±100	mA
	Continuous current through GND		±100	mA
P <sub>tot</sub>	Total power dissipation		400	mW
T <sub>A</sub>	Operating free-air temperature range	-40	85	°C
T <sub>stg</sub>	Storage temperature range	-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 6.2 ESD Ratings

PARAMETER	DEFINITION	MIN	MAX	UNIT
V <sub>ESD</sub> <sup>(1)</sup>	Human Body Model (HBM), ESD Stress Voltage <sup>(2)</sup>		4000	V
	Charged Device Model (CDM) ESD Stress Voltage <sup>(3)</sup>		1500	V

- (1) Electrostatic discharge (ESD) to measure device sensitivity/immunity to damage caused by assembly line electrostatic discharges into the device.
- (2) Level listed above is the passing level per ANSI/ESDA/JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. *Terminals listed as 250 V may actually have higher performance.*
- (3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. *Terminals listed as 250 V may actually have higher performance.*

### 6.3 Recommended Operating Conditions<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	1.65	5.5	V
V <sub>IH</sub>	High-level input voltage	SCL, SDA	0.7 × V <sub>CC</sub>	6
		A1, A0, $\overline{\text{INT3}}$ – $\overline{\text{INT0}}$ , $\overline{\text{RESET}}$	0.7 × V <sub>CC</sub>	V <sub>CC</sub> + 0.5
V <sub>IL</sub>	Low-level input voltage	SCL, SDA	-0.5	0.3 × V <sub>CC</sub>
		A1, A0, $\overline{\text{INT3}}$ – $\overline{\text{INT0}}$ , $\overline{\text{RESET}}$	-0.5	0.3 × V <sub>CC</sub>
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

- (1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	TCA9545A		UNIT
	PW		
	20 TERMINALS		
θ <sub>JA</sub>	Junction-to-ambient thermal resistance	115.3	°C/W
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance	48.7	
θ <sub>JB</sub>	Junction-to-board thermal resistance	66.4	
ψ <sub>JT</sub>	Junction-to-top characterization parameter	6.5	
ψ <sub>JB</sub>	Junction-to-board characterization parameter	65.8	

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V <sub>CC</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>PORR</sub>	Power-on reset voltage, V <sub>CC</sub> rising	No load, V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(2)</sup>			1.2	1.5		V
V <sub>PORF</sub>	Power-on reset voltage, V <sub>CC</sub> falling <sup>(3)</sup>	No load, V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(2)</sup>			0.8	1		V
V <sub>pass</sub>	Switch output voltage	V <sub>SWin</sub> = V <sub>CC</sub> , I <sub>SWout</sub> = -100 μA		5 V	3.6			V
				4.5 V to 5.5 V	2.6	4.5		
				3.3 V	1.9			
				3 V to 3.6 V	1.6	2.8		
				2.5 V	1.4			
				2.3 V to 2.7 V	1.0	1.8		
				1.8 V	0.8			
1.65 V to 1.95 V	0.5	1.1						
I <sub>OH</sub>	$\overline{\text{INT}}$	V <sub>O</sub> = V <sub>CC</sub>		1.65 V to 5.5 V			10	μA
I <sub>OL</sub>	SDA	V <sub>OL</sub> = 0.4 V		1.65 V to 5.5 V	3	7		mA
		V <sub>OL</sub> = 0.6 V			6	10		
I <sub>I</sub>	$\overline{\text{INT}}$	V <sub>OL</sub> = 0.4 V		1.65 V to 5.5 V				μA
	SCL, SDA	V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(2)</sup>					±1	
	SC3–SC0, SD3–SD0						±1	
	A1, A0						±1	
	$\overline{\text{INT3}}\text{--}\overline{\text{INT0}}$						±1	
I <sub>CC</sub>	Operating mode	f <sub>SCL</sub> = 400 kHz	V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(2)</sup>		5.5 V	50		μA
			I <sub>O</sub> = 0		3.6 V	20		
			t <sub>r,max</sub> = 300 ns		2.7 V	11		
					1.65 V	6		
		f <sub>SCL</sub> = 100 kHz	V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(2)</sup>		5.5 V	35		
			I <sub>O</sub> = 0		3.6 V	14		
			t <sub>r,max</sub> = 1 μs		2.7 V	5		
					1.65 V	2		
	Standby mode	Low inputs	V <sub>I</sub> = GND <sup>(2)</sup>		5.5 V	1.6	2	
			I <sub>O</sub> = 0		3.6 V	1.0	1.3	
					2.7 V	0.7	1.1	
					1.65 V	0.4	0.55	
		High inputs	V <sub>I</sub> = V <sub>CC</sub>		5.5 V	1.6	2	
			I <sub>O</sub> = 0		3.6 V	1.0	1.3	
			2.7 V	0.7	1.1			
			1.65 V	0.4	0.55			
ΔI <sub>CC</sub>	$\overline{\text{INT3}}\text{--}\overline{\text{INT0}}$	One $\overline{\text{INT3}}\text{--}\overline{\text{INT0}}$ input at 0.6 V, Other inputs at V <sub>CC</sub> or GND <sup>(2)</sup>		1.65 V to 5.5 V	3	20	μA	
		One $\overline{\text{INT3}}\text{--}\overline{\text{INT0}}$ input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND <sup>(2)</sup>			3	20		
	SCL, SDA	SCL or SDA input at 0.6 V, Other inputs at V <sub>CC</sub> or GND <sup>(2)</sup>			2	15		
		SCL or SDA input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND <sup>(2)</sup>			2	15		

(1) All typical values are at nominal supply voltage (V<sub>CC</sub> = 1.8 V, 2.5 V, 3.3 V, or 5 V), T<sub>A</sub> = 25°C.

(2) RESE $\overline{\text{T}}$  = V<sub>CC</sub> (held high) when all other input voltages, V<sub>I</sub> = GND

(3) The power-on reset circuit resets the I<sup>2</sup>C bus logic with V<sub>CC</sub> < V<sub>PORF</sub>.

## Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V <sub>CC</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
C <sub>i</sub>	A1, A0	V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(2)</sup>		1.65 V to 5.5 V	4.5	6		pF
	$\overline{\text{INT3}}\text{--}\overline{\text{INT0}}$				4.5	6		
	$\overline{\text{RESET}}$				4.5	5.5		
C <sub>io(OFF)</sub> <sup>(4)</sup>	SCL, SDA	V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(2)</sup>	Switch OFF	1.65 V to 5.5 V	15	19		pF
	SC3–SC0, SD3–SD0				6	8		
R <sub>ON</sub>	Switch on-state resistance	V <sub>O</sub> = 0.4 V	I <sub>O</sub> = 15 mA	4.5 V to 5.5 V	4	10	16	Ω
				3 V to 3.6 V	5	13	20	
				2.3 V to 2.7 V	7	16	45	
				1.65 V to 1.95 V	10	25	70	

 (4) C<sub>io(ON)</sub> depends on the device capacitance and load that is downstream from the device.

## 6.6 I<sup>2</sup>C Interface Timing Requirements

 over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 5](#))

		STANDARD MODE I <sup>2</sup> C BUS		FAST MODE I <sup>2</sup> C BUS		UNIT	
		MIN	MAX	MIN	MAX		
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		100		400	kHz	
t <sub>sch</sub>	I <sup>2</sup> C clock high time	4		0.6		μs	
t <sub>scl</sub>	I <sup>2</sup> C clock low time	4.7		1.3		μs	
t <sub>sp</sub>	I <sup>2</sup> C spike time		50		50	ns	
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time	250		100		ns	
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time	0 <sup>(1)</sup>		0 <sup>(1)</sup>		μs	
t <sub>icr</sub>	I <sup>2</sup> C input rise time		1000	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	ns	
t <sub>icf</sub>	I <sup>2</sup> C input fall time		300	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	ns	
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10-pF to 400-pF bus		300	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and start	4.7		1.3		μs	
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition setup	4.7		0.6		μs	
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition hold	4		0.6		μs	
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup	4		0.6		μs	
t <sub>vdL(Data)</sub>	Valid-data time (high to low) <sup>(3)</sup>	SCL low to SDA output low valid		1		1	μs
t <sub>vdH(Data)</sub>	Valid-data time (low to high) <sup>(3)</sup>	SCL low to SDA output high valid		0.6		0.6	μs
t <sub>vd(ack)</sub>	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low		1		1	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load		400		400	pF	

 (1) A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to as the V<sub>IH</sub> min of the SCL signal), in order to bridge the undefined region of the falling edge of SCL.

 (2) C<sub>b</sub> = total bus capacitance of one bus line in pF

 (3) Data taken using a 1-kΩ pullup resistor and 50-pF load (see [Figure 5](#))

## 6.7 Switching Characteristics

over recommended operating free-air temperature range,  $C_L \leq 100$  pF (unless otherwise noted) (see [Figure 7](#))

PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
$t_{pd}^{(1)}$	Propagation delay time	$R_{ON} = 20 \Omega, C_L = 15$ pF	SDA or SCL		0.3	ns
		$R_{ON} = 20 \Omega, C_L = 50$ pF				
$t_{iv}$	Interrupt valid time <sup>(2)</sup>	$\overline{INTn}$	$\overline{INT}$		4	$\mu$ s
$t_{ir}$	Interrupt reset delay time <sup>(2)</sup>	$\overline{INTn}$	$\overline{INT}$		2	$\mu$ s

(1) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

(2) Data taken using a 4.7-k $\Omega$  pullup resistor and 100-pF load (see [Figure 7](#))

## 6.8 Interrupt and Reset Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 7](#))

PARAMETER		MIN	MAX	UNIT
$t_{PWRL}$	Low-level pulse duration rejection of $\overline{INTn}$ inputs	1		$\mu$ s
$t_{PWRH}$	High-level pulse duration rejection of $\overline{INTn}$ inputs	0.5		$\mu$ s
$t_{WL}$	Pulse duration, $\overline{RESET}$ low	6		ns
$t_{rst}^{(1)}$	$\overline{RESET}$ time (SDA clear)		500	ns
$t_{REC(STA)}$	Recovery time from $\overline{RESET}$ to start	0		ns

(1)  $t_{rst}$  is the propagation delay measured from the time the  $\overline{RESET}$  terminal is first asserted low to the time the SDA terminal is asserted high, signaling a stop condition. It must be a minimum of  $t_{WL}$ .

## 6.9 Typical Characteristics




Figure 1. SDA Output Low Voltage ( $V_{OL}$ ) vs Load Current ( $I_{OL}$ ) at Three  $V_{CC}$  Levels




Figure 2. Standby Current ( $I_{CC}$ ) vs Supply Voltage ( $V_{CC}$ ) at Three Temperature Points




Figure 3. Slave channel (SCn/SDn) capacitance ( $C_{io(OFF)}$ ) vs. Supply Voltage ( $V_{CC}$ ) at Three Temperature Points






Figure 4. ON-Resistance ( $R_{ON}$ ) vs Supply Voltage ( $V_{CC}$ ) at Three Temperatures


## 7 Parameter Measurement Information



I<sup>2</sup>C PORT LOAD CONFIGURATION



BYTE	DESCRIPTION
1	I <sup>2</sup> C address + R/W
2	Control register data



VOLTAGE WAVEFORMS

- A.  $C_L$  includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f = 30$  ns.
- C. The outputs are measured one at a time, with one transition per measurement.

Figure 5. I<sup>2</sup>C Interface Load Circuit, Byte Descriptions, and Voltage Waveforms

Parameter Measurement Information (continued)






Figure 6. Reset Timing



- A.  $C_L$  includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f = 30$  ns.

Figure 7. Interrupt Load Circuit and Voltage Waveforms

## 8 Detailed Description

### 8.1 Overview


The TCA9545A is a 4-channel, bidirectional translating I<sup>2</sup>C switch. The master SCL/SDA signal pair is directed to four channels of slave devices, SC0/SD0-SC3/SD3. Any individual downstream channel can be selected as well as any combination of the four channels. The TCA9545A also supports interrupt signals in order for the master to detect an interrupt on the  $\overline{\text{INT}}$  output terminal that can result from any of the slave devices connected to the INT3-INT0 input terminals.

The device offers an active-low  $\overline{\text{RESET}}$  input which resets the state machine and allows the TCA9545A to recover should one of the downstream I<sup>2</sup>C buses get stuck in a low state. The state machine of the device can also be reset by cycling the power supply, V<sub>CC</sub>, also known as a power-on reset (POR). Both the  $\overline{\text{RESET}}$  function and a POR will cause all channels to be deselected.

The connections of the I<sup>2</sup>C data path are controlled by the same I<sup>2</sup>C master device that is switched to communicate with multiple I<sup>2</sup>C slaves. After the successful acknowledgment of the slave address (hardware selectable by A0 and A1 terminals), a single 8-bit control register is written to or read from to determine the selected channels and state of the interrupts.

The TCA9545A may also be used for voltage translation, allowing the use of different bus voltages on each SCn/SDn pair such that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts. This is achieved by using external pull-up resistors to pull the bus up to the desired voltage for the master and each slave channel.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

The TCA9545A is a 4-channel, bidirectional translating switch for I<sup>2</sup>C buses that supports Standard-Mode (100 kHz) and Fast-Mode (400 kHz) operation. The TCA9545A features I<sup>2</sup>C control using a single 8-bit control register in which the four least significant bits control the enabling and disabling of the 4 switch channels of I<sup>2</sup>C data flow. The TCA9545A also supports interrupt signals for each slave channel and this data is held in the four most significant bits of the control register. Depending on the application, voltage translation of the I<sup>2</sup>C bus can also be achieved using the TCA9545A to allow 1.8-V, 2.5-V, or 3.3-V parts to communicate with 5-V parts. Additionally, in the event that communication on the I<sup>2</sup>C bus enters a fault state, the TCA9545A can be reset to resume normal operation using the RESET pin feature or by a power-on reset which results from cycling power to the device.

### 8.4 Device Functional Modes

#### 8.4.1 RESET Input

The RESET input can be used to recover the TCA9545A from a bus-fault condition. The registers and the I<sup>2</sup>C state machine within this device initialize to their default states if this signal is asserted low for a minimum of  $t_{WL}$ . All channels also are deselected in this case. RESET must be connected to V<sub>CC</sub> through a pull-up resistor.

#### 8.4.2 Power-On Reset


When power is applied to V<sub>CC</sub>, an internal power-on reset holds the TCA9545A in a reset condition until V<sub>CC</sub> has reached V<sub>PORR</sub>. At this point, the reset condition is released and the TCA9545A registers and I<sup>2</sup>C state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter, V<sub>CC</sub> must be lowered below at least V<sub>PORF</sub> to reset the device.

### 8.5 Programming

#### 8.5.1 I<sup>2</sup>C Interface

The I<sup>2</sup>C bus is for two-way two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer can be initiated only when the bus is not busy.

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high period of the clock pulse, as changes in the data line at this time are interpreted as control signals (see Figure 8).



**Figure 8. Bit Transfer**

Both data and clock lines remain high when the bus is not busy. A high-to-low transition of the data line while the clock is high is defined as the start condition (S). A low-to-high transition of the data line while the clock is high is defined as the stop condition (P) (see Figure 9).

Programming (continued)




Figure 9. Definition of Start and Stop Conditions

A device generating a message is a transmitter; a device receiving a message is the receiver. The device that controls the message is the master, and the devices that are controlled by the master are the slaves (see Figure 10).





Figure 10. System Configuration

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge (ACK) bit. The transmitter must release the SDA line before the receiver can send an ACK bit.

When a slave receiver is addressed, it must generate an ACK after the reception of each byte. Also, a master must generate an ACK after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 11). Setup and hold times must be taken into account.


**Programming (continued)**



**Figure 11. Acknowledgment on the I<sup>2</sup>C Bus**


A master receiver must signal an end of data to the transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a stop condition.

Data is transmitted to the TCA9545A control register using the write mode shown in [Figure 12](#).



**Figure 12. Write Control Register**

Data is read from the TCA9545A control register using the read mode shown in [Figure 13](#).



**Figure 13. Read Control Register**

## 8.6 Control Register

### 8.6.1 Device Address

Following a start condition, the bus master must output the address of the slave it is accessing. The address of the TCA9545A is shown in Figure 14. To conserve power, no internal pullup resistors are incorporated on the hardware-selectable address terminals, and they must be pulled high or low.




Figure 14. TCA9545A Address

The last bit of the slave address defines the operation to be performed. When set to a logic 1, a read is selected, while a logic 0 selects a write operation.

### 8.6.2 Control Register Description

Following the successful acknowledgment of the slave address, the bus master sends a byte to the TCA9545A, which is stored in the control register (see Figure 15). If multiple bytes are received by the TCA9545A, it saves the last byte received. This register can be written and read via the I<sup>2</sup>C bus.




Figure 15. Control Register

### 8.6.3 Control Register Definition

One or several SC<sub>n</sub>/SD<sub>n</sub> downstream pairs, or channels, are selected by the contents of the control register (see Table 1). After the TCA9545A has been addressed, the control register is written. The four LSBs of the control byte are used to determine which channel or channels are to be selected. When a channel is selected, the channel becomes active after a stop condition has been placed on the I<sup>2</sup>C bus. This ensures that all SC<sub>n</sub>/SD<sub>n</sub> lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition must occur always right after the acknowledge cycle.

**Control Register (continued)**
**Table 1. Control Register Write (Channel Selection), Control Register Read (Channel Status)<sup>(1)</sup>**

$\overline{\text{INT3}}$	$\overline{\text{INT2}}$	$\overline{\text{INT1}}$	$\overline{\text{INT0}}$	B3	B2	B1	B0	COMMAND
X	X	X	X	X	X	X	0	Channel 0 disabled
							1	Channel 0 enabled
X	X	X	X	X	X	X	0	Channel 1 disabled
							1	Channel 1 enabled
X	X	X	X	X	X	X	0	Channel 2 disabled
							1	Channel 2 enabled
X	X	X	X	X	X	X	0	Channel 3 disabled
							1	Channel 3 enabled
0	0	0	0	0	0	0	0	No channel selected, power-up/reset default state

(1) Several channels can be enabled at the same time. For example, B3 = 0, B2 = 1, B1 = 1, B0 = 0 means that channels 0 and 3 are disabled, and channels 1 and 2 are enabled. Care should be taken not to exceed the maximum bus capacity.

**8.6.4 Interrupt Handling**

The TCA9545A provides four interrupt inputs (one for each channel) and one open-drain interrupt output (see [Table 2](#)). When an interrupt is generated by any device, it is detected by the TCA9545A and the interrupt output is driven low. The channel does not need to be active for detection of the interrupt. A bit also is set in the control register.

Bits 4–7 of the control register correspond to channels 0–3 of the TCA9545A, respectively. Therefore, if an interrupt is generated by any device connected to channel 1, the state of the interrupt inputs is loaded into the control register when a read is accomplished. Likewise, an interrupt on any device connected to channel 0 would cause bit 4 of the control register to be set on the read. The master then can address the TCA9545A and read the contents of the control register to determine which channel contains the device generating the interrupt. The master then can reconfigure the TCA9545A to select this channel and locate the device generating the interrupt and clear it.

It should be noted that more than one device can provide an interrupt on a channel, so it is up to the master to ensure that all devices on a channel are interrogated for an interrupt.

The interrupt inputs can be used as general-purpose inputs if the interrupt function is not required.

If unused, interrupt input(s) must be connected to  $V_{CC}$ .

**Table 2. Control Register Read (Interrupt)<sup>(1)</sup>**

$\overline{\text{INT3}}$	$\overline{\text{INT2}}$	$\overline{\text{INT1}}$	$\overline{\text{INT0}}$	B3	B2	B1	B0	COMMAND
X	X	X	0	X	X	X	X	No interrupt on channel 0
			1					Interrupt on channel 0
X	X	X	0	X	X	X	X	No interrupt on channel 1
			1					Interrupt on channel 1
X	X	X	X	X	X	X	X	No interrupt on channel 2
								1
0	X	X	X	X	X	X	X	No interrupt on channel 3
								1

(1) Several interrupts can be active at the same time. For example,  $\overline{\text{INT3}} = 0$ ,  $\overline{\text{INT2}} = 1$ ,  $\overline{\text{INT1}} = 1$ ,  $\overline{\text{INT0}} = 0$  means that there is no interrupt on channels 0 and 3, and there is interrupt on channels 1 and 2.

## 9 Application and Implementation

### 9.1 Application Information

Applications of the TCA9545A will contain an I<sup>2</sup>C (or SMBus) master device and up to four I<sup>2</sup>C slave devices. The downstream channels are ideally used to resolve I<sup>2</sup>C slave address conflicts. For example, if four identical digital temperature sensors are needed in the application, one sensor can be connected to each channel: 0, 1, 2, and 3. When the temperature at a specific location needs to be read, the appropriate channel can be enabled and all other channels switched off, the data can be retrieved, and the I<sup>2</sup>C master can move on and read the next channel.

In an application where the I<sup>2</sup>C bus will contain many additional slave devices that do not result in I<sup>2</sup>C slave address conflicts, these slave devices can be connected to any desired channel to distribute the total bus capacitance across multiple channels. If multiple switches will be enabled simultaneously, additional design requirements must be considered (See [Design Requirements](#) and [Detailed Design Procedure](#)).

### 9.2 Typical Application

A typical application of the TCA9545A will contain anywhere from 1 to 5 separate data pull-up voltages,  $V_{DPUX}$ , one for the master device ( $V_{DPUM}$ ) and one for each of the selectable slave channels ( $V_{DPU0} - V_{DPU3}$ ). In the event where the master device and all slave devices operate at the same voltage, then the pass voltage,  $V_{pass} = V_{DPUX}$ . Once the maximum  $V_{pass}$  is known,  $V_{CC}$  can be selected easily using [Figure 17](#). In an application where voltage translation is necessary, additional design requirements must be considered (See [Design Requirements](#)).

[Figure 16](#) shows an application in which the TCA9545A can be used.




Figure 16. TCA9545A Typical Application Schematic

## Typical Application (continued)

### 9.2.1 Design Requirements

The pull-up resistors on the  $\overline{\text{INT3}}\text{-}\overline{\text{INT0}}$  terminals in the application schematic are not required in all applications. If the device generating the interrupt has an open-drain output structure or can be tri-stated, a pull-up resistor is required. If the device generating the interrupt has a push-pull output structure and cannot be tri-stated, a pull-up resistor is not required. The interrupt inputs should not be left floating in the application.

The A0 and A1 terminals are hardware selectable to control the slave address of the TCA9545A. These terminals may be tied directly to GND or  $V_{CC}$  in the application.

If multiple slave channels will be activated simultaneously in the application, then the total  $I_{OL}$  from SCL/SDA to GND on the master side will be the sum of the currents through all pull-up resistors,  $R_p$ .

The pass-gate transistors of the TCA9545A are constructed such that the  $V_{CC}$  voltage can be used to limit the maximum voltage that is passed from one I<sup>2</sup>C bus to another.

Figure 17 shows the voltage characteristics of the pass-gate transistors (note that the graph was generated using data specified in the [Electrical Characteristics](#) section of this data sheet). In order for the TCA9545A to act as a voltage translator, the  $V_{pass}$  voltage must be equal to or lower than the lowest bus voltage. For example, if the main bus is running at 5 V and the downstream buses are 3.3 V and 2.7 V,  $V_{pass}$  must be equal to or below 2.7 V to effectively clamp the downstream bus voltages. As shown in Figure 17,  $V_{pass(max)}$  is 2.7 V when the TCA9545A supply voltage is 4 V or lower, so the TCA9545A supply voltage could be set to 3.3 V. Pull-up resistors then can be used to bring the bus voltages to their appropriate levels (see Figure 16).

### 9.2.2 Detailed Design Procedure

Once all the slaves are assigned to the appropriate slave channels and bus voltages are identified, the pull-up resistors,  $R_p$ , for each of the buses need to be selected appropriately. The minimum pull-up resistance is a function of  $V_{DPUX}$ ,  $V_{OL(max)}$ , and  $I_{OL}$ :

$$R_{p(min)} = \frac{V_{DPUX} - V_{OL(max)}}{I_{OL}} \quad (1)$$




The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (300 ns for fast-mode operation,  $f_{SCL} = 400$  kHz) and bus capacitance,  $C_b$ :

$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b} \quad (2)$$

The maximum bus capacitance for an I<sup>2</sup>C bus must not exceed 400 pF for fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9545A,  $C_{io(OFF)}$ , the capacitance of wires/connections/traces, and the capacitance of each individual slave on a given channel. If multiple channels will be activated simultaneously, each of the slaves on all channels will contribute to total bus capacitance.

Typical Application (continued)

9.2.3 TCA9545A Application Curves




## 10 Power Supply Recommendations

The operating power-supply voltage range of the TCA9545A is 1.65 V to 5.5 V applied at the VCC pin. When the TCA9545A is powered on for the first time or anytime the device needs to be reset by cycling the power supply, the power-on reset requirements must be followed to ensure the I<sup>2</sup>C bus logic is initialized properly.

### 10.1 Power-On Reset Requirements

In the event of a glitch or data corruption, TCA9545A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

A power-on reset is shown in [Figure 20](#).



**Figure 20. V<sub>CC</sub> is Lowered Below the POR Threshold, Then Ramped Back Up to V<sub>CC</sub>**

[Table 3](#) specifies the performance of the power-on reset feature for TCA9545A for both types of power-on reset.

**Table 3. Recommended Supply Sequencing And Ramp Rates<sup>(1)</sup>**

PARAMETER			MIN	TYP	MAX	UNIT
V <sub>CC_FT</sub>	Fall time	See <a href="#">Figure 20</a>	1		100	ms
V <sub>CC_RT</sub>	Rise time	See <a href="#">Figure 20</a>	0.1		100	ms
V <sub>CC_TRR</sub>	Time to re-ramp (when V <sub>CC</sub> drops below V <sub>PORF(min)</sub> – 50 mV or when V <sub>CC</sub> drops to GND)	See <a href="#">Figure 20</a>	40			μs
V <sub>CC_GH</sub>	Level that V <sub>CC</sub> can glitch down to, but not cause a functional disruption when V <sub>CC_GW</sub> = 1 μs	See <a href="#">Figure 21</a>			1.2	V
V <sub>CC_GW</sub>	Glitch width that will not cause a functional disruption when V <sub>CC_GH</sub> = 0.5 × V <sub>CC</sub>	See <a href="#">Figure 21</a>			10	μs
V <sub>PORF</sub>	Voltage trip point of POR on falling V <sub>CC</sub>	See <a href="#">Figure 22</a>	0.8		1.25	V
V <sub>PORR</sub>	Voltage trip point of POR on rising V <sub>CC</sub>	See <a href="#">Figure 22</a>	1.05		1.5	V

(1) All supply sequencing and ramp rate values are measured at T<sub>A</sub> = 25°C

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width ( $V_{CC\_GW}$ ) and height ( $V_{CC\_GH}$ ) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 21 and Table 3 provide more information on how to measure these specifications.




Figure 21. Glitch Width and Glitch Height

$V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the  $V_{CC}$  being lowered to or from 0. Figure 22 and Table 3 provide more details on this specification.




Figure 22.  $V_{POR}$

## 11 Layout


### 11.1 Layout Guidelines

For PCB layout of the TCA9545A, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds. It is common to have a dedicated ground plane on an inner layer of the board and terminals that are connected to ground should have a low-impedance path to the ground plane in the form of wide polygon pours and multiple vias. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC terminal, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple.

In an application where voltage translation is not required, all V<sub>DPUX</sub> voltages and V<sub>CC</sub> could be at the same potential and a single copper plane could connect all of pull-up resistors to the appropriate reference voltage. In an application where voltage translation is required, V<sub>DPUM</sub>, V<sub>DPU0</sub>, V<sub>DPU1</sub>, V<sub>DPU2</sub>, and V<sub>DPU3</sub> may all be on the same layer of the board with split planes to isolate different voltage potentials.

To reduce the total I<sup>2</sup>C bus capacitance added by PCB parasitics, data lines (SC<sub>n</sub>, SD<sub>n</sub> and INT<sub>n</sub>) should be as short as possible and the widths of the traces should also be minimized (e.g. 5-10 mils depending on copper weight).

### 11.2 Layout Example



## 12 Device and Documentation Support

### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.2 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 12.3 Trademarks

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following packaging information and addendum reflect the most current data available for the designated devices. This data is subject to change without notice and revision of this document.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TCA9545APWR</a>	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW545A
TCA9545APWR.B	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW545A
TCA9545APWRG4	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW545A
TCA9545APWRG4.B	Active	Production	TSSOP (PW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW545A

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9545APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
TCA9545APWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA9545APWR	TSSOP	PW	20	2000	356.0	356.0	35.0
TCA9545APWRG4	TSSOP	PW	20	2000	356.0	356.0	35.0



4220206/A 02/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT


PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220206/A 02/2017

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220206/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2025, Texas Instruments Incorporated