

FEATURES

- Wide Bandwidth (BW = 1100 MHz Typ)
- Low Crosstalk ($X_{TALK} = -37$ dB Typ)
- Low Bit-to-Bit Skew ($t_{sk(o)} = 100$ ps Max)
- Low and Flat ON-State Resistance ($r_{ON} = 4 \Omega$ Typ, $r_{ON(flat)} = 0.5 \Omega$ Typ)
- Low Input/Output Capacitance ($C_{ON} = 8$ pF Typ)
- Rail-to-Rail Switching on Data I/O Ports (0 to 5 V)
- V_{CC} Operating Range From 3 V to 3.6 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

APPLICATIONS

- 10/100/1000 Base-T Signal Switching
- Differential (LVDS, LVPECL) Signal Switching
- Audio/Video Switching
- Hub and Router Signal Switching

DESCRIPTION/ORDERING INFORMATION

The TS3L4892 is a 16-bit to 8-bit multiplexer/demultiplexer LAN switch with a single select (SEL) input. SEL controls the data path of the multiplexer/demultiplexer. The device provides additional I/Os for switching status indicating LED signals.

The device provides a low and flat ON-state resistance (r_{ON}) and an excellent ON-state resistance match. Low input/output capacitance, high bandwidth, low skew, and low crosstalk among channels make this device suitable for various LAN applications, such as 10/100/1000 Base-T.

This device can be used to replace mechanical relays in LAN applications. It also can be used to route signals from a 10/100 Base-T ethernet transceiver to the RJ-45 LAN connectors in laptops or in docking stations.

ORDERING INFORMATION


T _A	PACKAGE ⁽¹⁾⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	QFN – RHH	Tape and reel	TS3L4892RHHR	TK4892

(1) Package drawings, standard packing quantities, and symbolization are available at www.ti.com/packaging.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

FUNCTION TABLE

INPUT SEL	INPUT/OUTPUT A _n	FUNCTION
L	nB ₁	A _n = nB ₁ , LED _x = XLED ₁
H	nB ₂	A _n = nB ₂ , LED _x = XLED ₂



PIN DESCRIPTION

NAME	DESCRIPTION
A _n	Data I/O
nB _m	Data I/O
SEL	Select input
LED _x	LED I/O port
XLED _m	LED I/O port




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TS3L4892 16-BIT TO 8-BIT SPDT GIGABIT LAN SWITCH WITH LED SWITCH

SCDS251–MARCH 2008

LOGIC DIAGRAM (POSITIVE LOGIC)



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{CC}	Supply voltage range	-0.5	4.6	V
V_{IN}	Control input voltage range ⁽²⁾⁽³⁾	-0.5	7	V
$V_{I/O}$	Switch I/O voltage range ⁽²⁾⁽³⁾⁽⁴⁾	-0.5	7	V
I_{IK}	Control input clamp current	$V_{IN} < 0$	-50	mA
$I_{I/OK}$	I/O port clamp current	$V_{I/O} < 0$	-50	mA
$I_{I/O}$	ON-state switch current ⁽⁵⁾		±128	mA
	Continuous current through V_{DD} or GND		±100	mA
θ_{JA}	Package thermal impedance ⁽⁶⁾		31.8	°C/W
T_{stg}	Storage temperature range	-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) V_I and V_O are used to denote specific conditions for $V_{I/O}$.
- (5) I_I and I_O are used to denote specific conditions for $I_{I/O}$.
- (6) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

		MIN	MAX	UNIT
V_{CC}	Supply voltage	3	3.6	V
V_{IH}	High-level control input voltage (SEL)	2	5.5	V
V_{IL}	Low-level control input voltage (SEL)	0	0.8	V
V_I	Input voltage (SEL)	0	5.5	V
$V_{I/O}$	Input/output voltage	0	V_{CC}	V
T_A	Operating free-air temperature	-40	85	°C

- (1) All unused control inputs of the device must be held at V_{DD} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

TS3L4892

16-BIT TO 8-BIT SPDT GIGABIT LAN SWITCH WITH LED SWITCH

SCDS251–MARCH 2008

ELECTRICAL CHARACTERISTICS

for 1000 Base-T Ethernet switching over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$
(unless otherwise noted)

PARAMETER		TEST CONDITIONS ⁽¹⁾		MIN	TYP ⁽²⁾	MAX	UNIT
V_{IK}	SEL	$V_{CC} = 3.6 \text{ V}$,	$I_{IN} = -18 \text{ mA}$	-0.7	-1.2		V
I_{IH}	SEL	$V_{CC} = 3.6 \text{ V}$,	$V_{IN} = V_{CC}$			± 1	μA
I_{IL}	SEL	$V_{CC} = 3.6 \text{ V}$,	$V_{IN} = \text{GND}$			± 1	μA
I_{CC}		$V_{CC} = 3.6 \text{ V}$,	$I_{I/O} = 0$, Switch ON or OFF		250	500	μA
C_{IN}	SEL	$f = 1 \text{ MHz}$,	$V_{IN} = 0$		2	2.5	pF
C_{OFF}	B port	$V_I = 0$,	$f = 1 \text{ MHz}$, Outputs open, Switch OFF		2.5	4	pF
C_{ON}		$V_I = 0$,	$f = 1 \text{ MHz}$, Outputs open, Switch ON		8	9	pF
r_{ON}		$V_{CC} = 3 \text{ V}$,	$1.5 \text{ V} \leq V_I \leq V_{CC}$, $I_O = -40 \text{ mA}$		4	6	Ω
$r_{ON(\text{flat})}$ ⁽³⁾		$V_{CC} = 3 \text{ V}$,	$V_I = 1.5 \text{ V}$ and V_{CC} , $I_O = -40 \text{ mA}$		0.5		Ω
Δr_{ON} ⁽⁴⁾		$V_{CC} = 3 \text{ V}$,	$1.5 \text{ V} \leq V_I \leq V_{CC}$, $I_O = -40 \text{ mA}$		0.4	1	Ω

- (1) V_I , V_O , I_I , and I_O refer to I/O pins. V_{IN} refers to the control inputs.
- (2) All typical values are at $V_{CC} = 3.3 \text{ V}$ (unless otherwise noted), $T_A = 25^\circ\text{C}$.
- (3) $r_{ON(\text{flat})}$ is the difference of r_{ON} in a given channel at specified voltages.
- (4) Δr_{ON} is the difference of r_{ON} from center (A_4 , A_5) ports to any other port.

ELECTRICAL CHARACTERISTICS

for 10/100 Base-T Ethernet switching over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$
(unless otherwise noted)

PARAMETER		TEST CONDITIONS ⁽¹⁾		MIN	TYP ⁽²⁾	MAX	UNIT
V_{IK}	SEL	$V_{CC} = 3.6 \text{ V}$,	$I_{IN} = -18 \text{ mA}$	-0.7	-1.2		V
I_{IH}	SEL	$V_{CC} = 3.6 \text{ V}$,	$V_{IN} = V_{CC}$			± 1	μA
I_{IL}	SEL	$V_{CC} = 3.6 \text{ V}$,	$V_{IN} = \text{GND}$			± 1	μA
I_{CC}		$V_{CC} = 3.6 \text{ V}$,	$I_{I/O} = 0$, Switch ON or OFF		250	500	μA
C_{IN}	SEL	$f = 1 \text{ MHz}$,	$V_{IN} = 0$		2	2.5	pF
C_{OFF}	B port	$V_I = 0$,	$f = 1 \text{ MHz}$, Outputs open, Switch OFF		2.5	4	pF
C_{ON}		$V_I = 0$,	$f = 1 \text{ MHz}$, Outputs open, Switch ON		8		pF
r_{ON}		$V_{CC} = 3 \text{ V}$,	$1.25 \text{ V} \leq V_I \leq V_{CC}$, $I_O = -10 \text{ mA}$ to -30 mA		4	6	Ω
$r_{ON(\text{flat})}$ ⁽³⁾		$V_{CC} = 3 \text{ V}$,	$V_I = 1.25 \text{ V}$ and V_{CC} , $I_O = -10 \text{ mA}$ to -30 mA		0.5		Ω
Δr_{ON} ⁽⁴⁾		$V_{CC} = 3 \text{ V}$,	$1.25 \text{ V} \leq V_I \leq V_{CC}$, $I_O = -10 \text{ mA}$ to -30 mA		0.4	1	Ω

- (1) V_I , V_O , I_I , and I_O refer to I/O pins. V_{IN} refers to the control inputs.
- (2) All typical values are at $V_{CC} = 3.3 \text{ V}$ (unless otherwise noted), $T_A = 25^\circ\text{C}$.
- (3) $r_{ON(\text{flat})}$ is the difference of r_{ON} in a given channel at specified voltages.
- (4) Δr_{ON} is the difference of r_{ON} from center (A_4 , A_5) ports to any other port.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, $R_L = 200\ \Omega$, $C_L = 10\text{ pF}$
(unless otherwise noted) (see Figures 4 and 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾	MAX	UNIT
t_{pd} ⁽²⁾	A or B	B or A		40		ps
t_{PZH} , t_{PZL}	SEL	A or B	0.5		15	ns
t_{PHZ} , t_{PLZ}	SEL	A or B	0.9		9	ns
$t_{sk(o)}$ ⁽³⁾	A or B	B or A		50	100	ps
$t_{sk(p)}$ ⁽⁴⁾				50	150	ps

(1) All typical values are at $V_{CC} = 3.3\text{ V}$ (unless otherwise noted), $T_A = 25^\circ\text{C}$.

(2) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).

(3) Output skew between center port (A_4 to A_5) to any other port

(4) Skew between opposite transitions of the same output in a given device $|t_{PHL} - t_{PLH}|$

DYNAMIC CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS			TYP ⁽¹⁾	UNIT
X_{TALK}	$R_L = 100\ \Omega$,	$f = 250\text{ MHz}$,	See Figure 8	-37	dB
O_{IRR}	$R_L = 100\ \Omega$,	$f = 250\text{ MHz}$,	See Figure 9	-37	dB
BW	$R_L = 100\ \Omega$,	See Figure 7		1100	MHz

(1) All typical values are at $V_{CC} = 3.3\text{ V}$ (unless otherwise noted), $T_A = 25^\circ\text{C}$.

OPERATING CHARACTERISTICS




Figure 1. Gain vs Frequency




Figure 2. OFF Isolation vs Frequency




Figure 3. Crosstalk vs Frequency






Figure 4. r_{ON} (Ω) vs V_{COM} (V)

PARAMETER MEASUREMENT INFORMATION
(Enable and Disable Times)




TEST	V_{CC}	S1	R_L	V_I	C_L	V_{Δ}
t_{PLZ}/t_{PZL}	$3.3\text{ V} \pm 0.3\text{ V}$	$2 \times V_{CC}$	$200\ \Omega$	GND	10 pF	0.3 V
t_{PHZ}/t_{PZH}	$3.3\text{ V} \pm 0.3\text{ V}$	GND	$200\ \Omega$	V_{CC}	10 pF	0.3 V




- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time, with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .

Figure 5. Test Circuit and Voltage Waveforms


PARAMETER MEASUREMENT INFORMATION
(Skew)



TEST	V _{CC}	S1	R _L	V _{in}	C _L
t _{sk(o)}	3.3 V ± 0.3 V	Open	200 Ω	V _{CC} or GND	10 pF
t _{sk(p)}	3.3 V ± 0.3 V	Open	200 Ω	V _{CC} or GND	10 pF



VOLTAGE WAVEFORMS
OUTPUT SKEW [t_{sk(o)}]




VOLTAGE WAVEFORMS
PULSE SKEW [t_{sk(p)}]

- NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
D. The outputs are measured one at a time, with one transition per measurement.

Figure 6. Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



A. C_L includes probe and jig capacitance.


Figure 7. Test Circuit for Frequency Response (BW)

Frequency response is measured at the output of the ON channel. For example, when $V_{SEL} = 0$ and A_0 is the input, the output is measured at $0B_1$. All unused analog I/O ports are left open.

HP8753ES Setup

Average = 4
 RBW = 3 kHz
 $V_{BIAS} = 0.35$ V
 ST = 2 s
 P1 = 0 dBm

PARAMETER MEASUREMENT INFORMATION (continued)



- A. C_L includes probe and jig capacitance.
- B. A 50- Ω termination resistor is needed to match the loading of the network analyzer.


Figure 8. Test Circuit for Crosstalk (X_{TALK})

Crosstalk is measured at the output of the nonadjacent ON channel. For example, when $V_{SEL} = 0$ and A_0 is the input, the output is measured at $1B_1$. All unused analog input (A) ports are connected to GND, and output (B) ports are connected to GND through 50- Ω pulldown resistors.

HP8753ES Setup

Average = 4
 RBW = 3 kHz
 $V_{BIAS} = 0.35$ V
 ST = 2 s
 P1 = 0 dBm

PARAMETER MEASUREMENT INFORMATION (continued)



- A. C_L includes probe and jig capacitance.
- B. A 50- Ω termination resistor is needed to match the loading of the network analyzer.

Figure 9. Test Circuit for Off Isolation (O_{IRR})

OFF isolation is measured at the output of the OFF channel. For example, when $V_{SEL} = V_{CC}$ and A_0 is the input, the output is measured at $0B_2$. All unused analog input (A) ports are left open, and output (B) ports are connected to GND through 50- Ω pull-down resistors.

HP8753ES Setup

Average = 4
 RBW = 3 kHz
 $V_{BIAS} = 0.35$ V
 ST = 2 s
 P1 = 0 dBm

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TS3L4892RHHR	Active	Production	VQFN (RHH) 36	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TK4892
TS3L4892RHHR.B	Active	Production	VQFN (RHH) 36	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TK4892
TS3L4892RHHRG4	Active	Production	VQFN (RHH) 36	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TK4892
TS3L4892RHHRG4.B	Active	Production	VQFN (RHH) 36	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TK4892

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3L4892RHHR	VQFN	RHH	36	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TS3L4892RHHRG4	VQFN	RHH	36	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3L4892RHHR	VQFN	RHH	36	2500	356.0	356.0	35.0
TS3L4892RHHRG4	VQFN	RHH	36	2500	356.0	356.0	35.0

GENERIC PACKAGE VIEW


RHH 36

VQFN - 1 mm max height

6 x 6, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225440/A


RHH0036B



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

RHH0036B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4225414/A 10/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RHH0036B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 15X

EXPOSED PAD 37
72% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4225414/A 10/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2025, Texas Instruments Incorporated