

bq24314C Overvoltage and Overcurrent Protection IC and Li+ Charger Front-End Protection IC

1 Features

- Provides Protection for Three Variables:
 - Input Overvoltage, with Rapid Response in $<1 \mu\text{s}$
 - User-Programmable Overcurrent with Current Limiting
 - Battery Overvoltage
- Maximum Input Voltage of 30 V
- Supports up to 1.5-A Input Current
- Robust Against False Triggering Due to Current Transients
- Thermal Shutdown
- Enable Input
- Status Indication – Fault Condition
- Available in Space-Saving Small 8 Lead 2 x 2 WSON Package

2 Applications

- Mobile Phones and Smart Phones
- PDAs
- MP3 Players
- Low-Power Handheld Devices
- Bluetooth™ Headsets

3 Description

The bq24314C device is a highly integrated circuit (IC) designed to provide protection to Li-ion batteries from failures of the charging circuit. The device continuously monitors the input voltage, the input current, and the battery voltage. In case of an input overvoltage condition, the device immediately removes power from the charging circuit by turning off an internal switch. In the case of an overcurrent condition, it limits the system current at the threshold value, and if the overcurrent persists, switches the pass element OFF after a blanking period. Additionally, the device also monitors its own die temperature and switches off if it exceeds 140°C. The input overcurrent threshold is user-programmable.

The device can be controlled by a processor and also provides status information about fault conditions to the host.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
bq24314C	WSON (8)	2.00 mm x 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic




Table of Contents


1 Features	1	7.3 Feature Description.....	9
2 Applications	1	7.4 Device Functional Modes.....	10
3 Description	1	8 Application and Implementation	12
4 Revision History	2	8.1 Application Information.....	12
5 Pin Configuration and Functions	3	8.2 Typical Application	13
6 Specifications	4	9 Power Supply Recommendations	17
6.1 Absolute Maximum Ratings	4	10 Layout	17
6.2 ESD Ratings	4	10.1 Layout Guidelines	17
6.3 Recommended Operating Conditions.....	4	10.2 Layout Example	17
6.4 Thermal Information	4	11 Device and Documentation Support	18
6.5 Electrical Characteristics.....	5	11.1 Community Resources.....	18
6.6 Typical Characteristics.....	6	11.2 Trademarks	18
7 Detailed Description	8	11.3 Electrostatic Discharge Caution.....	18
7.1 Overview	8	11.4 Glossary	18
7.2 Functional Block Diagram	8	12 Mechanical, Packaging, and Orderable Information	18

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (August 2012) to Revision A	Page
• Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section	1
• Changed SON to WSON throughout the document.....	1
• Changed R_{ILIM} from 25k to 24.9k throughout document	5
• Changed $A\Omega$ to $Ak\Omega$	5
• Moved Figures 2 through 11 from <i>Typical Characteristics</i> to <i>Application Curves</i> section	6

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
$\overline{\text{CE}}$	5	I	Chip enable input. Active low. When $\overline{\text{CE}}$ = High, the input FET is off. Internally pulled down.
$\overline{\text{FAULT}}$	4	O	Open-drain output, device status. $\overline{\text{FAULT}}$ = Low indicates that the input FET Q1 has been turned off due to input overvoltage, input overcurrent, battery overvoltage, or thermal shutdown.
ILIM	7	I/O	Input overcurrent threshold programming. Connect a resistor to VSS to set the overcurrent threshold.
IN	1	I	Input power, connect to external DC supply. Connect external 1 μF ceramic capacitor (minimum) to VSS.
NC	3	—	These pins may have internal circuits used for test purposes. Do not make any external connections at these pins for normal operation.
OUT	8	O	Output terminal to the charging system. Connect external 1 μF ceramic capacitor (minimum) to VSS.
VBAT	6	I	Battery voltage sense input. Connect to pack positive terminal through a resistor.
VSS	2	—	Ground terminal
Thermal PAD		—	There is an internal electrical connection between the exposed thermal pad and the VSS pin of the device. The thermal pad must be connected to the same potential as the VSS pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. The VSS pin must be connected to ground at all times.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _I	Input voltage	IN (with respect to VSS)	-0.3	30	V
		OUT (with respect to VSS)	-0.3	12	
		ILIM, $\overline{\text{FAULT}}$, $\overline{\text{CE}}$, VBAT (with respect to VSS)	-0.3	7	
I _I	Input current	IN		2	A
I _O	Output current	OUT		2	A
	Output sink current	$\overline{\text{FAULT}}$		15	mA
T _J	Junction temperature		-40	150	°C
T _{stg}	Storage temperature		-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT	
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V	
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500		
		IN(IEC 61000-4-2) ⁽³⁾	Air Discharge		±15000
			Contact		±8000

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
 (3) With IN bypassed to the VSS with a 1-μF low-ESR ceramic capacitor

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{IN}	Input voltage range		3		30	V
I _{IN}	Input current, IN pin				1.5	A
I _{OUT}	Output current, OUT pin				1.5	A
R _{ILIM}	OCP Programming resistor		15		90	kΩ
T _J	Junction temperature		-40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		bq24314C	UNIT
		DSG (WSN)	
		8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	58.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	67.9	°C/W
R _{θJB}	Junction-to-board thermal resistance	29.7	°C/W
ψ _{JT}	Junction-to-top characterization parameter	1.2	°C/W
ψ _{JB}	Junction-to-board characterization parameter	30.3	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	7.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/zip/SRA953).

6.5 Electrical Characteristics

over operating free-air temperature range -40°C to $+125^{\circ}\text{C}$ and recommended supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
IN						
UVLO	Undervoltage lock-out, input power detected threshold	$\overline{\text{CE}} = \text{Low}$, V_{IN} increasing from 0 V to 3 V	2.6	2.7	2.8	V
$V_{\text{hys}}(\text{UVLO})$	Hysteresis on UVLO	$\overline{\text{CE}} = \text{Low}$, V_{IN} decreasing from 3 V to 0 V	200	260	300	mV
$T_{\text{DGL}}(\text{PGOOD})$	Deglitch time, input power detected status	$\overline{\text{CE}} = \text{Low}$. Time measured from $V_{\text{IN}} 0 \text{ V} \rightarrow 5 \text{ V}$ 1 μs rise-time, to output turning ON		8		ms
I_{DD}	Operating current	$\overline{\text{CE}} = \text{Low}$, No load on OUT pin, $V_{\text{IN}} = 5 \text{ V}$, $R_{\text{ILIM}} = 24.9 \text{ k}\Omega$		400	600	μA
I_{STDBY}	Standby current	$\overline{\text{CE}} = \text{High}$, $V_{\text{IN}} = 5 \text{ V}$		65	95	μA
INPUT TO OUTPUT CHARACTERISTICS						
VDO	Drop-out voltage IN to OUT	$\overline{\text{CE}} = \text{Low}$, $V_{\text{IN}} = 5 \text{ V}$, $I_{\text{OUT}} = 1 \text{ A}$		170	280	mV
INPUT OVERVOLTAGE PROTECTION						
V_{OVP}	Input overvoltage protection threshold	$\overline{\text{CE}} = \text{Low}$, V_{IN} increasing from 5 V to 7.5 V	5.71	5.85	6.00	V
$t_{\text{PD}}(\text{OVP})$	Input OV propagation delay ⁽¹⁾	$\overline{\text{CE}} = \text{Low}$		200		ns
$V_{\text{hys}}(\text{OVP})$	Hysteresis on OVP	$\overline{\text{CE}} = \text{Low}$, V_{IN} decreasing from 7.5 V to 5 V	20	60	110	mV
$t_{\text{ON}}(\text{OVP})$	Recovery time from input overvoltage condition	$\overline{\text{CE}} = \text{Low}$, Time measured from $V_{\text{IN}} 7.5 \text{ V} \rightarrow 5 \text{ V}$, 1 μs fall-time		8		ms
INPUT OVERCURRENT PROTECTION						
I_{OCP}	Input overcurrent protection threshold range		300		1500	mA
I_{OCP}	Input overcurrent protection threshold	$\overline{\text{CE}} = \text{Low}$, $R_{\text{ILIM}} = 24.9 \text{ k}\Omega$, $3 \text{ V} \leq V_{\text{IN}} < V_{\text{OVP}} - V_{\text{hys}}(\text{OVP})$	900	1000	1100	mA
K_{ILIM}	Programmable current limit factor			25		Ak Ω
$t_{\text{BLANK}}(\text{OCP})$	Blanking time, input overcurrent detected			176		μs
$t_{\text{REC}}(\text{OCP})$	Recovery time from input overcurrent condition			64		ms
BATTERY OVERVOLTAGE PROTECTION						
BV_{OVP}	Battery overvoltage protection threshold	$\overline{\text{CE}} = \text{Low}$, $V_{\text{IN}} > 4.4 \text{ V}$	4.4	4.45	4.5	V
$V_{\text{hys}}(\text{Bovp})$	Hysteresis on BV_{OVP}	$\overline{\text{CE}} = \text{Low}$, $V_{\text{IN}} > 4.4 \text{ V}$	200	280	350	mV
I_{VBAT}	Input bias current on VBAT pin	$V_{\text{BAT}} = 4.4 \text{ V}$, $T_{\text{J}} = 25^{\circ}\text{C}$			10	nA
$T_{\text{DGL}}(\text{Bovp})$	Deglitch time, battery overvoltage detected	$\overline{\text{CE}} = \text{Low}$, $V_{\text{IN}} > 4.4 \text{ V}$. Time measured from V_{VBAT} rising from 4.1 V to 4.4 V to $\overline{\text{FAULT}}$ going low.		176		μs
THERMAL PROTECTION						
$T_{\text{J}}(\text{OFF})$	Thermal shutdown temperature			140	150	$^{\circ}\text{C}$
$T_{\text{J}}(\text{OFF-HYS})$	Thermal shutdown hysteresis			20		$^{\circ}\text{C}$
LOGIC LEVELS ON $\overline{\text{CE}}$						
V_{IL}	Low-level input voltage		0		0.4	V
V_{IH}	High-level input voltage		1.4			V
I_{IL}	Low-level input current	$V_{\text{CE}} = 0 \text{ V}$			1	μA
I_{IH}	High-level input current	$V_{\text{CE}} = 1.8 \text{ V}$			15	μA
LOGIC LEVELS ON $\overline{\text{FAULT}}$						
V_{OL}	Output low voltage	$I_{\text{SINK}} = 5 \text{ mA}$			0.2	V
$I_{\text{HI-Z}}$	Leakage current, $\overline{\text{FAULT}}$ pin HI-Z	$V_{\text{FAULT}} = 5 \text{ V}$			10	μA

(1) Not tested in production. Specified by design.

6.6 Typical Characteristics

Test conditions (unless otherwise noted) for typical operating performance: $V_{IN} = 5\text{ V}$, $C_{IN} = 1\ \mu\text{F}$, $C_{OUT} = 1\ \mu\text{F}$, $R_{LIM} = 24.9\ \text{k}\Omega$, $R_{BAT} = 100\ \text{k}\Omega$, $T_A = 25^\circ\text{C}$, $V_{PU} = 3.3\ \text{V}$ (see Figure 12 for the *Typical Application Circuit*)




Figure 1. Undervoltage Lockout vs Free-Air Temperature




Figure 2. Dropout Voltage (IN to OUT) vs Free-Air Temperature




Figure 3. Overvoltage Threshold Protection vs Free-Air Temperature




Figure 4. Input Overcurrent Protection vs ILIM Resistance




Figure 5. Input Overcurrent Protection vs Free-Air Temperature




Figure 6. Battery Overvoltage Protection vs Free-Air Temperature

Typical Characteristics (continued)

Test conditions (unless otherwise noted) for typical operating performance: $V_{IN} = 5\text{ V}$, $C_{IN} = 1\ \mu\text{F}$, $C_{OUT} = 1\ \mu\text{F}$, $R_{ILIM} = 24.9\ \text{k}\Omega$, $R_{BAT} = 100\ \text{k}\Omega$, $T_A = 25^\circ\text{C}$, $V_{PU} = 3.3\ \text{V}$ (see [Figure 12](#) for the *Typical Application Circuit*)




Figure 7. Leakage Current (VBAT Pin) vs Free-Air Temperature





Figure 8. Supply Current vs INPUT Voltage

7 Detailed Description

7.1 Overview

The bq24314C device is a highly integrated circuit designed to provide protection to Li-ion batteries from failures of the charging circuit. The device continuously monitors the input voltage, the input current, and the battery voltage. In case of an input overvoltage condition, the device immediately removes power from the charging circuit by turning off an internal switch. In the case of an overcurrent condition, it limits the system current at the threshold value, and if the overcurrent persists, switches the pass element OFF after a blanking period. If the battery voltage rises to an unsafe level, the device disconnects power from the charging circuit until the battery voltage returns to an acceptable value. Additionally, the device also monitors its own die temperature and switches off if it exceeds 140°C. The input overcurrent threshold is user-programmable. The device can be controlled by a processor and also provides status information about fault conditions to the host.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Input Overvoltage Protection

The bq24314C device integrates an input overvoltage protection feature to protect downstream devices from faulty input sources. If the input voltage rises above V_{OVP} , the internal FET Q1 is turned off, removing power from the circuit. As shown in [Figure 15](#) to [Figure 16](#), the response is very rapid, with the FET turning off in less than a microsecond. The $\overline{\text{FAULT}}$ pin is driven low. When the input voltage returns below $V_{OVP} - V_{hys(OVP)}$ (but is still above UVLO), the FET Q1 is turned on again after a deglitch time of $t_{ON(OVP)}$ to ensure that the input supply has stabilized. [Figure 17](#) shows the recovery from input OVP.

7.3.2 Input Overcurrent Protection

The overcurrent threshold is programmed by a resistor R_{ILIM} connected from the ILIM pin to VSS. [Figure 4](#) shows the OCP threshold as a function of R_{ILIM} , and may be approximated by the following equation:

$$I_{OCP} = 25 \div R_{ILIM} \text{ (current in A, resistance in k}\Omega\text{)},$$

where

- R_{ILIM} must be between 15 k Ω and 90 k Ω (1)

If the load current tries to exceed the I_{OCP} threshold, the device limits the current for a blanking duration of $t_{BLANK(OCP)}$. If the load current returns to less than I_{OCP} before $t_{BLANK(OCP)}$ times out, the device continues to operate. However, if the overcurrent situation persists for $t_{BLANK(OCP)}$, the FET Q1 is turned off for a duration of $t_{REC(OCP)}$, and the $\overline{\text{FAULT}}$ pin is driven low. The FET is then turned on again after $t_{REC(OCP)}$ and the current is monitored all over again. Each time an OCP fault occurs, an internal counter is incremented. If 15 OCP faults occur in one charge cycle, the FET is turned off permanently. The counter is cleared either by removing and re-applying input power, or by disabling and re-enabling the device with the $\overline{\text{CE}}$ pin. [Figure 18](#) to [Figure 20](#) show what happens in an overcurrent fault.

To prevent the input voltage from spiking up due to the inductance of the input cable, Q1 is turned off slowly, resulting in a *soft-stop*, as shown in [Figure 20](#).

7.3.3 Battery Overvoltage Protection

The battery overvoltage threshold BV_{OVP} is internally set to 4.45 V. If the battery voltage exceeds the BV_{OVP} threshold, the FET Q1 is turned off, and the $\overline{\text{FAULT}}$ pin is driven low. The FET is turned back on once the battery voltage drops to $BV_{OVP} - V_{hys(Bovp)}$ (see [Figure 21](#) and [Figure 22](#)). Each time a battery overvoltage fault occurs, an internal counter is incremented. If 15 such faults occur in one charge cycle, the FET is turned off permanently. The counter is cleared either by removing and re-applying input power, or by disabling and re-enabling the device with the $\overline{\text{CE}}$ pin. In the case of a battery overvoltage fault, Q1 is switched OFF gradually (see [Figure 21](#)).

7.3.4 Thermal Protection

If the junction temperature of the device exceeds $T_{J(OFF)}$, the FET Q1 is turned off, and the $\overline{\text{FAULT}}$ pin is driven low. The FET is turned back on when the junction temperature falls below $T_{J(OFF)} - T_{J(OFF-HYS)}$.

7.3.5 Enable Function

The IC has an enable pin, which can be used to enable or disable the device. When the $\overline{\text{CE}}$ pin is driven high, the internal FET is turned off. When the $\overline{\text{CE}}$ pin is low, the FET is turned on if other conditions are safe. The OCP counter and the Bat-OVP counter are both reset when the device is disabled and re-enabled. The $\overline{\text{CE}}$ pin has an internal pulldown resistor and can be left floating. Note that the $\overline{\text{FAULT}}$ pin functionality is also disabled when the $\overline{\text{CE}}$ pin is high.

7.3.6 Fault Indication

The $\overline{\text{FAULT}}$ pin is an active-low open-drain output. It is in a high-impedance state when operating conditions are safe, or when the device is disabled by setting $\overline{\text{CE}}$ high. With $\overline{\text{CE}}$ low, the $\overline{\text{FAULT}}$ pin goes low whenever any of these events occurs:

- Input overvoltage
- Input overcurrent
- Battery overvoltage
- IC overtemperature

7.4 Device Functional Modes

7.4.1 OPERATION Mode

The device continuously monitors the input voltage, the input current, and the battery voltage. As long as the input voltage is less than VOVP, the output voltage tracks the input voltage (less the drop caused by RDSON of Q1). During fault conditions, the internal FET is turned off and the output is isolated from the input source.

7.4.2 POWER-DOWN Mode

The device remains in POWER-DOWN mode when the input voltage at the IN pin is below the undervoltage threshold UVLO. The FET Q1 connected between IN and OUT pins is off, and the status output, FAULT, is set to Hi-Z. See [Figure 9](#).

7.4.3 POWER-ON RESET Mode

The device resets when the input voltage at the IN pin exceeds the UVLO threshold. All internal counters and other circuit blocks are reset. The IC then waits for duration $t_{DGL(PGOOD)}$ for the input voltage to stabilize. If, after $t_{DGL(PGOOD)}$, the input voltage and battery voltage are safe, FET Q1 is turned ON. The device has a soft-start feature to control the inrush current. The soft-start minimizes the ringing at the input (the ringing occurs because the parasitic inductance of the adapter cable and the input bypass capacitor form a resonant circuit). [Figure 13](#) shows the power-up behavior of the device. Because of the deglitch time at power-on, if the input voltage rises rapidly to beyond the OVP threshold, the device will not switch on at all, instead it will go into protection mode and indicate a fault on the FAULT pin, as shown in [Figure 14](#).

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The bq24314C device protects against overvoltage, overcurrent, and battery overvoltage events that occur due to a faulty adapter or other input sources. If any of these faults occur, the bq24314C device isolates the downstream devices from the input source and alerts the host controller with the FAULT open-drain output.

8.1.1 Powering Accessories

In some applications, the equipment that the protection IC resides in may be required to provide power to an accessory (for example, a cellphone may power a headset or an external memory card) through the same connector pins that are used by the adapter for charging. Figure 10 and Figure 11 illustrate typical charging and accessory-powering scenarios:




Figure 10. Charging - The Red Arrows Show the Direction of Current Flow




Figure 11. Powering an Accessory - The Red Arrows Show the Direction of Current Flow


In the second case, when power is being delivered to an accessory, the bq24314C device is required to support current flow from the OUT pin to the IN pin.

Application Information (continued)

If $V_{OUT} > UVLO + 0.7\text{ V}$, FET Q1 is turned on, and the reverse current does not flow through the diode but through Q1. Q1 will then remain ON as long as $V_{OUT} > UVLO - V_{hys(UVLO)} + R_{DS(on)} \times I_{ACCESSORY}$. Within this voltage range, the reverse current capability is the same as the forward capability, 1.5 A. It should be noted that there is no overcurrent protection in this direction.

8.2 Typical Application

The typical values for an application are $V_{OVP} = 6.8\text{ V}$, $I_{OCP} = 1000\text{ mA}$, $BV_{OVP} = 4.45\text{ V}$



Terminal numbers shown are for the 2 × 2 DSG package.

Figure 12. Typical Application Circuit

8.2.1 Design Requirements

For this design example, use the parameters listed in [Table 1](#).

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Supply Voltage	5 V
INILIM	1 A

8.2.2 Detailed Design Procedure

8.2.2.1 Selection of R_{BAT}

It is strongly recommended that the battery not be tied directly to the VBAT pin of the device, as under some failure modes of the IC, the voltage at the IN pin may appear on the VBAT pin. This voltage can be as high as 30 V, and applying 30 V to the battery in case of the failure of the bq24314C device can be hazardous. Connecting the VBAT pin through R_{BAT} prevents a large current from flowing into the battery in case of a failure of the device. In the interests of safety, R_{BAT} should have a very high value. The problem with a large R_{BAT} is that the voltage drop across this resistor because of the VBAT bias current I_{VBAT} causes an error in the BV_{OVP} threshold. This error is over and above the tolerance of the nominal 4.45 V BV_{OVP} threshold.

Choosing R_{BAT} in the range 100 k Ω to 470 k Ω is a good compromise. In the case of an device failure, with R_{BAT} equal to 100 k Ω , the maximum current flowing into the battery would be $(30\text{ V} - 3\text{ V}) \div 100\text{ k}\Omega = 246\text{ }\mu\text{A}$, which is low enough to be absorbed by the bias currents of the system components. R_{BAT} equal to 100 k Ω would result in a worst-case voltage drop of $R_{BAT} \times I_{VBAT} = 1\text{ mV}$. This is negligible to compared to the internal tolerance of 50 mV on BV_{OVP} threshold.

If the Bat-OVP function is not required, the VBAT pin should be connected to VSS.

8.2.2.2 Selection of R_{CE} , R_{FAULT} , and R_{PU}

The \overline{CE} pin can be used to enable and disable the IC. If host control is not required, the \overline{CE} pin can be tied to ground or left un-connected, permanently enabling the device.

In applications where external control is required, the \overline{CE} pin can be controlled by a host processor. As in the case of the VBAT pin (see above), the \overline{CE} pin should be connected to the host GPIO pin through as large a resistor as possible. The limitation on the resistor value is that the minimum V_{OH} of the host GPIO pin less the drop across the resistor should be greater than V_{IH} of the bq24314C device's \overline{CE} pin. The drop across the resistor is given by $R_{CE} \times I_{IH}$.

The \overline{FAULT} pin is an open-drain output that goes low during OV, OC, battery-OV, and OT events. If the application does not require monitoring of the \overline{FAULT} pin, it can be left unconnected. But if the \overline{FAULT} pin has to be monitored, it should be pulled high externally through R_{PU} , and connected to the host through R_{FAULT} . R_{FAULT} prevents damage to the host controller if the bq24314C device fails (see above). The resistors should be of high value, in practice values between 22 k Ω and 100 k Ω should be sufficient.

8.2.2.3 Selection of Input and Output Bypass Capacitors

The input capacitor C_{IN} in Figure 12 is for decoupling, and serves an important purpose. Whenever there is a step change downwards in the system load current, the inductance of the input cable causes the input voltage to spike up. C_{IN} prevents the input voltage from overshooting to dangerous levels. It is strongly recommended that a ceramic capacitor of at least 1 μF be used at the input of the device. It should be located in close proximity to the IN pin.

C_{OUT} in Figure 12 is also important: If a very fast ($< 1\text{ }\mu\text{s}$ rise time) overvoltage transient occurs at the input, the current that charges C_{OUT} causes the device's current-limiting loop to kick in, reducing the gate-drive to FET Q1. This results in improved performance for input overvoltage protection. C_{OUT} should also be a ceramic capacitor of at least 1 μF , located close to the OUT pin. C_{OUT} also serves as the input decoupling capacitor for the charging circuit downstream of the protection IC.

8.2.3 Application Curves




Figure 13. Normal Power-On Showing Soft-Start




Figure 14. OVP at Power-On




Figure 15. OVP Response for Input Step




Figure 16. OVP Response for Input Step




Figure 17. Recovery from OVP




Figure 18. Powering Up into a Short Circuit on OUT Pin

bq24314C

SLUSAV3A – AUGUST 2012 – REVISED JULY 2015

www.ti.com






Figure 19. OCP, Zoom-in on the First Cycle of Figure 18




R_{OUT} Switches from 6.6 Ω to 3.3 Ω

Figure 20. OCP, Current Limiting and Soft-Stop



V_{BAT} Steps from 4.2 V to 4.4 V

Figure 21. BAT-OVP, t_{DGL(BAT-OVP)} and Soft-Stop



V_{BAT} Cycles Between 4.1 V and 4.4 V

Figure 22. BAT-OVP, BAT-OVP Counter

9 Power Supply Recommendations

The intention is for the bq24314C device to operate with 5-V adapters with a maximum current rating of 1.5 A. The device operates from sources from 3 V to 5.7 V. Outside of this range, the output is disconnected due to either UVLO or the OVP function.

10 Layout

10.1 Layout Guidelines

- This device is a protection device, and is meant to protect down-stream circuitry from hazardous voltages. Potentially, high voltages may be applied to this IC. It has to be ensured that the edge-to-edge clearances of PCB traces satisfy the design rules for high voltages. See [Figure 23](#).
- The device uses WSON packages with a thermal pad. For good thermal performance, the thermal pad must be thermally coupled with the PCB ground plane (GND). This requires a copper pad directly under the device. This copper pad should be connected to the ground plane with an array of thermal vias.
- Ensure that external C_{IN} and C_{OUT} are located close to the device. Other external components like R_{ILIM} and R_{BAT} must also be located close to the device.

10.2 Layout Example




Figure 23. Layout Example Recommendation

11 Device and Documentation Support

11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks

E2E is a trademark of Texas Instruments.

Bluetooth is a trademark of Bluetooth SIG, Inc.

All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
BQ24314CDSGR	Active	Production	WSON (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SDL
BQ24314CDSGR.A	Active	Production	WSON (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SDL
BQ24314CDSGR.B	Active	Production	WSON (DSG) 8	3000 LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SDL
BQ24314CDSGT	Active	Production	WSON (DSG) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SDL
BQ24314CDSGT.A	Active	Production	WSON (DSG) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SDL
BQ24314CDSGT.B	Active	Production	WSON (DSG) 8	250 SMALL T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SDL

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24314CDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ24314CDSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24314CDSGR	WSON	DSG	8	3000	182.0	182.0	20.0
BQ24314CDSGT	WSON	DSG	8	250	182.0	182.0	20.0

GENERIC PACKAGE VIEW


DSG 8

WSON - 0.8 mm max height



2 x 2, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD


This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4224783/A



ALTERNATIVE TERMINAL SHAPE TYPICAL



SIDE WALL METAL THICKNESS DIM A	
OPTION 1	OPTION 2
0.1	0.2



4218900/E 08/2022

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DSG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4218900/E 08/2022

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DSG0008A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:
87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4218900/E 08/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2025, Texas Instruments Incorporated