

# DRV8424/25 Stepper Drivers With Integrated Current Sense, 1/256 Microstepping, STEP/DIR Interface and smart tune Technology

## 1 Features

- PWM microstepping stepper motor driver
  - Simple STEP/DIR interface
  - Up to 1/256 microstepping indexer
- Integrated current sense functionality
  - No sense resistors required
  - $\pm 5\%$  full-scale current accuracy
- Smart tune decay technology, fixed slow, and mixed decay options
- 4.5 to 33-V operating supply voltage range
- Low  $R_{DS(ON)}$ :
  - DRV8424: 330 m $\Omega$  HS + LS at 24 V, 25°C
  - DRV8425: 550 m $\Omega$  HS + LS at 24 V, 25°C
- High current capacity per bridge
  - DRV8424: 4 A peak, 2.5 A full-scale, 1.8 A rms
  - DRV8425: 3.2 A peak, 2 A full-scale, 1.4 A rms
- Pin to pin compatible with -
  - [DRV8426](#): 33-V, 900 m $\Omega$  HS + LS
  - [DRV8436](#): 48-V, 900 m $\Omega$  HS + LS
  - [DRV8434](#): 48-V, 330 m $\Omega$  HS + LS
- Configurable off-time PWM chopping
  - 7- $\mu$ s, 16- $\mu$ s, 24- $\mu$ s, or 32- $\mu$ s.
- Supports 1.8-V, 3.3-V, 5.0-V Logic Inputs
- Low-Current sleep mode (2  $\mu$ A)
- Spread spectrum clocking for low electromagnetic interference (EMI)
- Small package and footprint
- Protection features
  - VM undervoltage lockout (UVLO)
  - Charge pump undervoltage (CPUV)
  - Overcurrent protection (OCP)
  - Thermal shutdown (OTSD)
  - Fault condition output (nFAULT)

## 2 Applications

- [Printers and scanners](#)
- [ATM and money handling machines](#)
- [Textile machines](#)
- [Stage lighting equipment](#)
- [Office and home automation](#)
- [Factory automation and robotics](#)
- [Medical applications](#)
- [3D printers](#)

## 3 Description

The DRV8424/25 are stepper motor drivers for industrial and consumer applications. The device is fully integrated with two N-channel power MOSFET

H-bridge drivers, a microstepping indexer, and integrated current sensing. The DRV8424 is capable of driving up to 2.5-A full-scale output current; and the DRV8425 is capable of driving up to 2-A full-scale output current (dependent on PCB design).


The DRV8424/25 use an internal current sense architecture to eliminate the need for two external power sense resistors, saving PCB area and system cost. The devices use an internal PWM current regulation scheme selectable between smart tune, slow and mixed decay options. Smart tune automatically adjusts for optimal current regulation, compensates for motor variation and aging effects and reduces audible noise from the motor.

A simple STEP/DIR interface allows an external controller to manage the direction and step rate of the stepper motor. The device can be configured in full-step to 1/256 microstepping. A low-power sleep mode is provided using a dedicated nSLEEP pin. Protection features are provided for supply undervoltage, charge pump faults, overcurrent, short circuits, and overtemperature. Fault conditions are indicated by the nFAULT pin.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV8424PWPR	HTSSOP (28)	9.7mm x 4.4mm
DRV8424RGER	VQFN (24)	4.0mm x 4.0mm
DRV8425PWPR	HTSSOP (28)	9.7mm x 4.4mm
DRV8425RGER	VQFN (24)	4.0mm x 4.0mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.



**Simplified Schematic**



## Table of Contents

<b>1 Features</b> .....	1	7.4 Device Functional Modes.....	34
<b>2 Applications</b> .....	1	<b>8 Application and Implementation</b> .....	36
<b>3 Description</b> .....	1	8.1 Application Information.....	36
<b>4 Revision History</b> .....	2	8.2 Typical Application.....	36
<b>5 Pin Configuration and Functions</b> .....	4	<b>9 Power Supply Recommendations</b> .....	41
<b>6 Specifications</b> .....	7	9.1 Bulk Capacitance.....	41
6.1 Absolute Maximum Ratings.....	7	<b>10 Layout</b> .....	42
6.2 ESD Ratings.....	7	10.1 Layout Guidelines.....	42
6.3 Recommended Operating Conditions.....	8	10.2 Layout Example.....	42
6.4 Thermal Information.....	8	<b>11 Device and Documentation Support</b> .....	44
6.5 Electrical Characteristics.....	9	11.1 Related Links.....	44
6.6 Indexer Timing Requirements.....	10	11.2 Receiving Notification of Documentation Updates..	44
6.7 Typical Characteristics.....	11	11.3 Community Resources.....	44
<b>7 Detailed Description</b> .....	14	11.4 Trademarks.....	44
7.1 Overview.....	14	11.5 Electrostatic Discharge Caution.....	44
7.2 Functional Block Diagram.....	15	<b>12 Mechanical, Packaging, and Orderable</b>	
7.3 Feature Description.....	15	<b>Information</b> .....	45

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revision B (May 2021) to Revision C (July 2022)</b>	<b>Page</b>
• Updated HTSSOP and QFN layout examples.....	42
• Added links to Related Documentation section.....	44

---

<b>Changes from Revision A (October 2020) to Revision B (May 2021)</b>	<b>Page</b>
• Fixed typo in <i>Description</i> .....	1
• Fixed typo in <a href="#">Table 7-6</a> .....	18
• Removed duplicate package drawings.....	45

---

<b>Changes from Revision * (May 2020) to Revision A (October 2020)</b>	<b>Page</b>
• Changed Device Status to "Production Data".....	1

## Device Comparison Table

PART NUMBER	R <sub>DS(ON)</sub> (HS + LS) (mΩ)	Full-Scale Current Per Bridge (A)
DRV8424	330	2.5
DRV8425	550	2

## 5 Pin Configuration and Functions




Figure 5-1. PWP PowerPAD™ Package 28-Pin HTSSOP Top View




Figure 5-2. RGE Package 24-Pin VQFN with Exposed Thermal PAD Top View

Table 5-1. Pin Functions

NAME	PIN NO.		I/O	TYPE	DESCRIPTION
	HTSSOP	VQFN			
AOUT1	4, 5	3	O	Output	Winding A output. Connect to stepper motor winding.
AOUT2	6, 7	4	O	Output	Winding A output. Connect to stepper motor winding.
PGND	3, 12	2, 7	—	Power	Power ground. Connect to system ground.
BOUT2	8, 9	5	O	Output	Winding B output. Connect to stepper motor winding
BOUT1	10, 11	6	O	Output	Winding B output. Connect to stepper motor winding
CPH	28	23	—	Power	Charge pump switching node. Connect a X7R, 0.022- $\mu$ F, VM-rated ceramic capacitor from CPH to CPL.
CPL	27	22			
DIR	24	19	I	Input	Direction input. Logic level sets the direction of stepping; internal pulldown resistor.
ENABLE	25	20	I	Input	Logic low to disable device outputs; logic high to enable; internal pullup to DVDD. Also determines the type of OCP and OTSD response.
DVDD	15	10	O	Power	Logic supply voltage. Connect a X7R, 0.47- $\mu$ F to 1- $\mu$ F, 6.3-V or 10-V rated ceramic capacitor to GND.
GND	14	9	—	Power	Device ground. Connect to system ground.
VREF	17	12	I	Input	Current set reference input. Maximum value 3.3 V for DRV8424 and 2.64V for DRV8425. DVDD can be used to provide VREF through a resistor divider.
M0	18	13	I	Input	Microstepping mode-setting pins. Sets the step mode; internal pulldown resistor.
M1	22	17			
DECAY0	21	16	I	Input	Decay-mode setting pins. Sets the decay mode (see the <a href="#">Section 7.3.6</a> section).
DECAY1	20	15			

**Table 5-1. Pin Functions (continued)**

NAME	PIN NO.		I/O	TYPE	DESCRIPTION
	HTSSOP	VQFN			
	STEP	23			
VCP	1	24	—	Power	Charge pump output. Connect a X7R, 0.22- $\mu$ F, 16-V ceramic capacitor to VM.
VM	2, 13	1, 8	—	Power	Power supply. Connect to motor supply voltage and bypass to PGND with two 0.01- $\mu$ F ceramic capacitors (one for each pin) plus a bulk capacitor rated for VM.
TOFF	19	14	I	Input	Sets the Decay mode off time during current chopping; four level pin. Also sets the ripple current in smart tune ripple control mode.
nFAULT	16	11	O	Open Drain	Fault indication. Pulled logic low with fault condition; open-drain output requires an external pullup resistor.
nSLEEP	26	21	I	Input	Sleep mode input. Logic high to enable device; logic low to enter low-power sleep mode; internal pulldown resistor. An nSLEEP low pulse clears faults.
PAD	-	-	-	-	Thermal pad. Connect to system ground.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
Power supply voltage (VM)	-0.3	35	V
Charge pump voltage (VCP, CPH)	-0.3	$V_{VM} + 7$	V
Charge pump negative switching pin (CPL)	-0.3	$V_{VM}$	V
nSLEEP pin voltage (nSLEEP)	-0.3	$V_{VM}$	V
Internal regulator voltage (DVDD)	-0.3	5.75	V
Control pin voltage (STEP, DIR, ENABLE, nFAULT, DECAY0, DECAY1, TOFF, M0, M1)	-0.3	5.75	V
Open drain output current (nFAULT)	0	10	mA
Reference input pin voltage (VREF)	-0.3	5.75	V
Continuous phase node pin voltage (AOUT1, AOUT2, BOUT1, BOUT2)	-1	$V_{VM} + 1$	V
Transient 100 ns phase node pin voltage (AOUT1, AOUT2, BOUT1, BOUT2)	-3	$V_{VM} + 3$	V
Peak drive current (AOUT1, AOUT2, BOUT1, BOUT2)	Internally Limited		A
Operating ambient temperature, $T_A$	-40	125	°C
Operating junction temperature, $T_J$	-40	150	°C
Storage temperature, $T_{stg}$	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT	
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001	±2000	V	
		Charged-device model (CDM), per JEDEC specification JESD22-C101	Corner pins for PWP (1, 14, 15, and 28)		±750
			Other pins		±500

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>VM</sub>	Supply voltage range for normal (DC) operation	4.5	33	V
V <sub>I</sub>	Logic level input voltage	0	5.5	V
V <sub>VREF</sub>	VREF voltage (DRV8424)	0.05	3.3	V
V <sub>VREF</sub>	VREF voltage (DRV8425)	0.05	2.64	V
f <sub>STEP</sub>	Applied STEP signal (STEP)	0	500 <sup>(1)</sup>	kHz
I <sub>FS</sub>	Motor full-scale current (xOUTx) (DRV8424)	0	2.5 <sup>(2)</sup>	A
I <sub>FS</sub>	Motor full-scale current (xOUTx) (DRV8425)	0	2 <sup>(2)</sup>	A
I <sub>rms</sub>	Motor RMS current (xOUTx) (DRV8424)	0	1.8 <sup>(2)</sup>	A
I <sub>rms</sub>	Motor RMS current (xOUTx) (DRV8425)	0	1.4 <sup>(2)</sup>	A
T <sub>A</sub>	Operating ambient temperature	-40	125	°C
T <sub>J</sub>	Operating junction temperature	-40	150	°C

- (1) STEP input can operate up to 500 kHz, but system bandwidth is limited by the motor load
- (2) Power dissipation and thermal limits must be observed

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DRV8424/25		UNIT
		PWP (HTSSOP)	RGE (VQFN)	
		28 PINS	24 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	31.0	40.7	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	25.2	31.8	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	10.8	17.7	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.4	0.6	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	10.7	17.7	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	3.3	4.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

## 6.5 Electrical Characteristics

Typical values are at  $T_A = 25^\circ\text{C}$  and  $V_{VM} = 24\text{ V}$ . All limits are over recommended operating conditions, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWER SUPPLIES (VM, DVDD)</b>						
$I_{VM}$	VM operating supply current	ENABLE = 1, nSLEEP = 1, No motor load		5	6.5	mA
$I_{VMQ}$	VM sleep mode supply current	nSLEEP = 0		2	4	$\mu\text{A}$
$t_{SLEEP}$	Sleep time	nSLEEP = 0 to sleep-mode	120			$\mu\text{s}$
$t_{RESET}$	nSLEEP reset pulse	nSLEEP low to clear fault	20		40	$\mu\text{s}$
$t_{WAKE}$	Wake-up time	nSLEEP = 1 to output transition		0.8	1.2	ms
$t_{ON}$	Turn-on time	VM > UVLO to output transition		0.8	1.2	ms
$t_{EN}$	Enable time	ENABLE = 0/1 to output transition			5	$\mu\text{s}$
$V_{DVDD}$	Internal regulator voltage	No external load, $6\text{ V} < V_{VM} < 33\text{ V}$	4.75	5	5.25	V
		No external load, $V_{VM} = 4.5\text{ V}$	4.2	4.35		V
<b>CHARGE PUMP (VCP, CPH, CPL)</b>						
$V_{CP}$	VCP operating voltage	$6\text{ V} < V_{VM} < 33\text{ V}$		$V_{VM} + 5$		V
$f_{(CP)}$	Charge pump switching frequency	$V_{VM} > UVLO$ ; nSLEEP = 1		360		kHz
<b>LOGIC-LEVEL INPUTS (STEP, DIR, nSLEEP)</b>						
$V_{IL}$	Input logic-low voltage		0		0.6	V
$V_{IH}$	Input logic-high voltage		1.5		5.5	V
$V_{HYS}$	Input logic hysteresis			150		mV
$I_{IL}$	Input logic-low current	$V_{IN} = 0\text{ V}$	-1		1	$\mu\text{A}$
$I_{IH}$	Input logic-high current	$V_{IN} = 5\text{ V}$			100	$\mu\text{A}$
<b>TRI-LEVEL INPUTS (M0, DECAY0, DECAY1, ENABLE)</b>						
$V_{I1}$	Input logic-low voltage	Tied to GND	0		0.6	V
$V_{I2}$	Input Hi-Z voltage	Hi-Z	1.8	2	2.2	V
$V_{I3}$	Input logic-high voltage	Tied to DVDD	2.7		5.5	V
$I_O$	Output pull-up current			10		$\mu\text{A}$
<b>QUAD-LEVEL INPUTS (M1, TOFF)</b>						
$V_{I1}$	Input logic-low voltage	Tied to GND	0		0.6	V
$V_{I2}$		$330\text{k}\Omega \pm 5\%$ to GND	1	1.25	1.4	V
$V_{I3}$	Input Hi-Z voltage	Hi-Z	1.8	2	2.2	V
$V_{I4}$	Input logic-high voltage	Tied to DVDD	2.7		5.5	V
$I_{IL}$	Output pull-up current			10		$\mu\text{A}$
<b>CONTROL OUTPUTS (nFAULT)</b>						
$V_{OL}$	Output logic-low voltage	$I_O = 5\text{ mA}$			0.5	V
$I_{OH}$	Output logic-high leakage		-1		1	$\mu\text{A}$
<b>MOTOR DRIVER OUTPUTS (AOUT1, AOUT2, BOUT1, BOUT2)</b>						
$R_{DS(OH)}$	High-side FET on resistance (DRV8424)	$T_J = 25^\circ\text{C}$ , $I_O = -1\text{ A}$		165	200	m $\Omega$
		$T_J = 125^\circ\text{C}$ , $I_O = -1\text{ A}$		250	300	m $\Omega$
		$T_J = 150^\circ\text{C}$ , $I_O = -1\text{ A}$		280	350	m $\Omega$
$R_{DS(OL)}$	Low-side FET on resistance (DRV8424)	$T_J = 25^\circ\text{C}$ , $I_O = 1\text{ A}$		165	200	m $\Omega$
		$T_J = 125^\circ\text{C}$ , $I_O = 1\text{ A}$		250	300	m $\Omega$
		$T_J = 150^\circ\text{C}$ , $I_O = 1\text{ A}$		280	350	m $\Omega$

Typical values are at  $T_A = 25^\circ\text{C}$  and  $V_{VM} = 24\text{ V}$ . All limits are over recommended operating conditions, unless otherwise noted.


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{DS(ONH)}$	High-side FET on resistance (DRV8425)	$T_J = 25^\circ\text{C}, I_O = -1\text{ A}$		275	330	m $\Omega$
		$T_J = 125^\circ\text{C}, I_O = -1\text{ A}$		410	500	m $\Omega$
		$T_J = 150^\circ\text{C}, I_O = -1\text{ A}$		460	580	m $\Omega$
$R_{DS(ONL)}$	Low-side FET on resistance (DRV8425)	$T_J = 25^\circ\text{C}, I_O = 1\text{ A}$		275	330	m $\Omega$
		$T_J = 125^\circ\text{C}, I_O = 1\text{ A}$		410	500	m $\Omega$
		$T_J = 150^\circ\text{C}, I_O = 1\text{ A}$		460	580	m $\Omega$
$t_{SR}$	Output slew rate	$V_{VM} = 24\text{ V}, I_O = 1\text{ A}$ , Between 10% and 90%		240		V/ $\mu\text{s}$
<b>PWM CURRENT CONTROL (VREF)</b>						
$K_V$	Transimpedance gain	$V_{REF} = 3.3\text{ V}$	1.254	1.32	1.386	V/A
$I_{VREF}$	VREF Leakage Current	$V_{REF} = 3.3\text{ V}$			8.25	$\mu\text{A}$
$t_{OFF}$	PWM off-time	TOFF = 0		7		$\mu\text{s}$
		TOFF = 1		16		
		TOFF = Hi-Z		24		
		TOFF = 330 k $\Omega$ to GND		32		
$\Delta I_{TRIP}$	Current trip accuracy	$I_O = 2.5\text{ A}$ , 10% to 20% current setting	-8		12	%
		$I_O = 2.5\text{ A}$ , 20% to 40% current setting	-7		7	
		$I_O = 2.5\text{ A}$ , 40% to 100% current setting	-5		5	
$I_{O,CH}$	AOUT and BOUT current matching	$I_O = 2.5\text{ A}$	-2.5		2.5	%
<b>PROTECTION CIRCUITS</b>						
$V_{UVLO}$	VM UVLO lockout	VM falling, UVLO falling	4.1	4.25	4.35	V
		VM rising, UVLO rising	4.2	4.35	4.45	
$V_{UVLO,HYS}$	Undervoltage hysteresis	Rising to falling threshold		100		mV
$V_{CPUV}$	Charge pump undervoltage	VCP falling; CPUV report		$V_{VM} + 2$		V
$I_{OCP}$	Overcurrent protection	Current through any FET, DRV8424	4			A
$I_{OCP}$	Overcurrent protection	Current through any FET, DRV8425	3.2			A
$t_{OCP}$	Overcurrent deglitch time			1.8		$\mu\text{s}$
$t_{RETRY}$	Overcurrent retry time			4		ms
$T_{OTSD}$	Thermal shutdown	Die temperature $T_J$	150	165	180	$^\circ\text{C}$
$T_{HYS\_OTSD}$	Thermal shutdown hysteresis	Die temperature $T_J$		20		$^\circ\text{C}$

## 6.6 Indexer Timing Requirements

Typical limits are at  $T_J = 25^\circ\text{C}$  and  $V_{VM} = 24\text{ V}$ . Over recommended operating conditions unless otherwise noted.



NO.			MIN	MAX	UNIT
1	$f_{STEP}$	Step frequency		500 <sup>(1)</sup>	kHz
2	$t_{WH(STEP)}$	Pulse duration, STEP high	970		ns
3	$t_{WL(STEP)}$	Pulse duration, STEP low	970		ns
4	$t_{SU(DIR, Mx)}$	Setup time, DIR or MODEx to STEP rising	200		ns
5	$t_{H(DIR, Mx)}$	Hold time, STEP rising to DIR or MODEx change	200		ns

(1) STEP input can operate up to 500 kHz, but system bandwidth is limited by the motor load.



**Figure 6-1. STEP and DIR Timing Diagram**

## 6.7 Typical Characteristics






Figure 6-4. Operating Current over Supply Voltage




Figure 6-5. Operating Current over Temperature




Figure 6-6. Low-Side  $R_{DS(ON)}$  over Supply Voltage






Figure 6-7. Low-Side  $R_{DS(ON)}$  over Temperature



**Figure 6-8. High-Side  $R_{DS(ON)}$  over Supply Voltage**



**Figure 6-9. High-Side  $R_{DS(ON)}$  over Temperature**

## 7 Detailed Description

### 7.1 Overview

The DRV8424/25 devices are integrated motor-driver solutions for bipolar stepper motors. The devices provide the maximum integration by integrating two N-channel power MOSFET H-bridges, current sense resistors and regulation circuitry, and a microstepping indexer. The DRV8424 and DRV8425 are pin-to-pin compatible with the [DRV8426](#), [DRV8436](#), and the [DRV8434](#). The DRV8424 and DRV8425 are capable of supporting wide supply voltage of 4.5 to 33 V. DRV8424 provides an output current up to 4-A peak, 2.5-A full-scale, or 1.8-A root mean square (rms), while the DRV8425 provides an output current up to 3.2-A peak, 2-A full-scale, or 1.4-A root mean square (rms). The actual full-scale and rms current depends on the ambient temperature, supply voltage, and PCB thermal capability.

The DRV8424/25 devices use an integrated current-sense architecture which eliminates the need for two external power sense resistors, hence saving significant board space, BOM cost, design efforts and reduces significant power consumption. This architecture removes the power dissipated in the sense resistors by using a current mirror approach and using the internal power MOSFETs for current sensing. The current regulation set point is adjusted by the voltage at the VREF pin.

A simple STEP/DIR interface allows for an external controller to manage the direction and step rate of the stepper motor. The internal microstepping indexer can execute high-accuracy micro-stepping without requiring the external controller to manage the winding current level. The indexer is capable of full step, half step, and 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, and 1/256 microstepping. High microstepping contributes to significant audible noise reduction and smooth motion. In addition to a standard half stepping mode, a noncircular half stepping mode is available for increased torque output at higher motor RPM.

Stepper motor drivers need to re-circulate the winding current by implementing several types of decay modes, like slow decay, mixed decay and fast decay. The DRV8424/25 comes with smart tune decay modes. The smart tune is an innovative decay mechanism that automatically adjusts for optimal current regulation performance agnostic of voltage, motor speed, variation and aging effects. Smart tune Ripple Control uses a variable off-time, ripple current control scheme to minimize distortion of the motor winding current. Smart tune Dynamic Decay uses a fixed off-time, dynamic fast decay percentage scheme to minimize distortion of the motor winding current while minimizing frequency content and significantly reducing design efforts. Along with this seamless, effortless automatic smart tune, DRV8424/25 also provides the traditional decay modes like slow-mixed and mixed decay as well.

A low-power sleep mode is included which allows the system to save power when not actively driving the motor.

## 7.2 Functional Block Diagram




Figure 7-1.

## 7.3 Feature Description

Table 7-1 lists the recommended external components for the DRV8424/25 devices.

**Table 7-1. DRV8424/25 External Components**

COMPONENT	PIN 1	PIN 2	RECOMMENDED
C <sub>VM1</sub>	VM	PGND	Two X7R, 0.01-μF, VM-rated ceramic capacitors
C <sub>VM2</sub>	VM	PGND	Bulk, VM-rated capacitor
C <sub>CP</sub>	VCP	VM	X7R, 0.22-μF, 16-V ceramic capacitor
C <sub>SW</sub>	CPH	CPL	X7R, 0.022-μF, VM-rated ceramic capacitor
C <sub>DVDD</sub>	DVDD	GND	X7R, 0.47-μF to 1-μF, 6.3-V ceramic capacitor
R <sub>nFAULT</sub>	VCC <sup>(1)</sup>	nFAULT	>4.7-kΩ resistor
R <sub>REF1</sub>	VREF	VCC	Resistor to limit chopping current. It is recommended that the value of parallel combination of R <sub>REF1</sub> and R <sub>REF2</sub> should be less than 50-kΩ.
R <sub>REF2</sub> (Optional)	VREF	GND	

(1) VCC is not a pin on the DRV8424/25 device, but a VCC supply voltage pullup is required for open-drain output nFAULT; nFAULT may be pulled up to DVDD.

### 7.3.1 Stepper Motor Driver Current Ratings

Stepper motor drivers can be classified using three different numbers to describe the output current: peak, RMS, and full-scale.

#### 7.3.1.1 Peak Current Rating

The peak current in a stepper driver is limited by the overcurrent protection trip threshold I<sub>OCP</sub>. The peak current describes any transient duration current pulse, for example when charging capacitance, when the overall duty cycle is very low. In general the minimum value of I<sub>OCP</sub> specifies the peak current rating of the stepper motor driver. For the DRV8424, the peak current rating is 4A per bridge; and for the DRV8425, the peak current rating is 3.2A per bridge.

#### 7.3.1.2 RMS Current Rating


The RMS (average) current is determined by the thermal considerations of the IC. The RMS current is calculated based on the R<sub>DS(ON)</sub>, rise and fall time, PWM frequency, device quiescent current, and package thermal performance in a typical system at 25°C. The actual operating RMS current may be higher or lower depending on heatsinking and ambient temperature. For the DRV8424, the rms current rating is 1.75A per bridge; and for the DRV8425, the RMS current rating is 1.4A per bridge.

#### 7.3.1.3 Full-Scale Current Rating

The full-scale current describes the top of the sinusoid current waveform while microstepping. Because the sinusoid amplitude is related to the RMS current, the full-scale current is also determined by the thermal considerations of the device. The full-scale current rating is approximately  $\sqrt{2} \times I_{RMS}$  for a sinusoidal current waveform, and I<sub>RMS</sub> for a square wave current waveform (full step).

**Table 7-2. Current Ratings**

	DRV8424	DRV8425
Peak Current Rating	4 A	3.2 A
RMS Current Rating	1.8 A	1.4 A
Full-Scale Current Rating	2.5 A	2 A



**Figure 7-2. Full-Scale and RMS Current**

### 7.3.2 PWM Motor Drivers

The DRV8424/25 devices have drivers for two full H-bridges to drive the two windings of a bipolar stepper motor. Figure 7-3 shows a block diagram of the circuitry.




Figure 7-3. PWM Motor Driver Block Diagram

### 7.3.3 Microstepping Indexer

Built-in indexer logic in the DRV8424/25 devices allow a number of different step modes. The M0 and M1 pins are used to configure the step mode as shown in Table 7-3. The settings can be changed on the fly.

Table 7-3. Microstepping Indexer Settings

MODE0	MODE1	STEP MODE
0	0	Full step (2-phase excitation) with 100% current
0	330kΩ to GND	Full step (2-phase excitation) with 71% current
1	0	Non-circular 1/2 step
Hi-Z	0	1/2 step
0	1	1/4 step
1	1	1/8 step

**Table 7-3. Microstepping Indexer Settings  
(continued)**

MODE0	MODE1	STEP MODE
Hi-Z	1	1/16 step
0	Hi-Z	1/32 step
Hi-Z	330kΩ to GND	1/64 step
Hi-Z	Hi-Z	1/128 step
1	Hi-Z	1/256 step

Table 7-4 shows the relative current and step directions for full-step (71% current), 1/2 step, 1/4 step and 1/8 step operation. Higher microstepping resolutions follow the same pattern. The AOUT current is the sine of the electrical angle and the BOUT current is the cosine of the electrical angle. Positive current is defined as current flowing from the xOUT1 pin to the xOUT2 pin while driving.

At each rising edge of the STEP input the indexer travels to the next state in the table. The direction is shown with the DIR pin logic high. If the DIR pin is logic low, the sequence is reversed.

**Note**

If the step mode is changed on the fly while stepping, the indexer advances to the next valid state for the new step mode setting at the rising edge of STEP.

The initial excitation state is an electrical angle of 45°, corresponding to 71% of full-scale current in both coils. This state is entered after power-up, after exiting logic undervoltage lockout, or after exiting sleep mode.

**Table 7-4. Relative Current and Step Directions**

1/8 STEP	1/4 STEP	1/2 STEP	FULL STEP 71%	AOUT CURRENT (% FULL-SCALE)	BOUT CURRENT (% FULL-SCALE)	ELECTRICAL ANGLE (DEGREES)
1	1	1		0%	100%	0.00
2				20%	98%	11.25
3	2			38%	92%	22.50
4				56%	83%	33.75
5	3	2	1	71%	71%	45.00
6				83%	56%	56.25
7	4			92%	38%	67.50
8				98%	20%	78.75
9	5	3		100%	0%	90.00
10				98%	-20%	101.25
11	6			92%	-38%	112.50
12				83%	-56%	123.75
13	7	4	2	71%	-71%	135.00
14				56%	-83%	146.25
15	8			38%	-92%	157.50
16				20%	-98%	168.75
17	9	5		0%	-100%	180.00
18				-20%	-98%	191.25
19	10			-38%	-92%	202.50
20				-56%	-83%	213.75
21	11	6	3	-71%	-71%	225.00
22				-83%	-56%	236.25

**Table 7-4. Relative Current and Step Directions (continued)**

1/8 STEP	1/4 STEP	1/2 STEP	FULL STEP 71%	AOUT CURRENT (% FULL-SCALE)	BOUT CURRENT (% FULL-SCALE)	ELECTRICAL ANGLE (DEGREES)
23	12			-92%	-38%	247.50
24				-98%	-20%	258.75
25	13	7		-100%	0%	270.00
26				-98%	20%	281.25
27	14			-92%	38%	292.50
28				-83%	56%	303.75
29	15	8	4	-71%	71%	315.00
30				-56%	83%	326.25
31	16			-38%	92%	337.50
32				-20%	98%	348.75

Table 7-5 shows the full step operation with 100% full-scale current. This stepping mode consumes more power than full-step mode with 71% current, but provides a higher torque at high motor RPM.

**Table 7-5. Full Step with 100% Current**

FULL STEP 100%	AOUT CURRENT (% FULL-SCALE)	BOUT CURRENT (% FULL-SCALE)	ELECTRICAL ANGLE (DEGREES)
1	100	100	45
2	100	-100	135
3	-100	-100	225
4	-100	100	315

Table 7-6 shows the noncircular 1/2–step operation. This stepping mode consumes more power than circular 1/2-step operation, but provides a higher torque at high motor RPM.


**Table 7-6. Non-Circular 1/2-Stepping Current**

NON-CIRCULAR 1/2-STEP	AOUT CURRENT (% FULL-SCALE)	BOUT CURRENT (% FULL-SCALE)	ELECTRICAL ANGLE (DEGREES)
1	0	100	0
2	100	100	45
3	100	0	90
4	100	-100	135
5	0	-100	180
6	-100	-100	225
7	-100	0	270
8	-100	100	315

### 7.3.4 Controlling VREF with an MCU DAC


In some cases, the full-scale output current may need to be changed between many different values, depending on motor speed and loading. The voltage of the VREF pin can be adjusted in the system to change the full-scale current.

In this mode of operation, as the DAC voltage increases, the full-scale regulation current increases as well. For proper operation, the output of the DAC should not rise above 3.3V for DRV8424 and 2.64V for DRV8425.



**Figure 7-4. Controlling VREF with a DAC Resource**


The VREF pin can also be adjusted using a PWM signal and low-pass filter.



**Figure 7-5. Controlling VREF With a PWM Resource**

### 7.3.5 Current Regulation

The current through the motor windings is regulated by an adjustable, off-time PWM current-regulation circuit. When an H-bridge is enabled, current rises through the winding at a rate dependent on the DC voltage, inductance of the winding, and the magnitude of the back EMF present. When the current hits the current regulation threshold, the bridge enters a decay mode for a period of time determined by the TOFF pin setting to decrease the current. After the off-time expires, the bridge is re-enabled, starting another PWM cycle.



**Figure 7-6. Current Chopping Waveform**

The PWM regulation current is set by a comparator which monitors the voltage across the current sense MOSFETs in parallel with the low-side power MOSFETs. The current sense MOSFETs are biased with a reference current that is the output of a current-mode sine-weighted DAC whose full-scale reference current is set by the voltage at the VREF pin.

The full-scale regulation current ( $I_{FS}$ ) can be calculated as  $I_{FS} (A) = V_{REF} (V) / K_V (V/A) = V_{REF} (V) / 1.32 (V/A)$ .

### 7.3.6 Decay Modes

During PWM current chopping, the H-bridge is enabled to drive through the motor winding until the PWM current chopping threshold is reached. This is shown in Figure 7-7, Item 1.

Once the chopping current threshold is reached, the H-bridge can operate in two different states, fast decay or slow decay. In fast decay mode, once the PWM chopping current level has been reached, the H-bridge reverses state to allow winding current to flow in a reverse direction. Fast decay mode is shown in Figure 7-7, item 2. In slow decay mode, winding current is re-circulated by enabling both of the low-side FETs in the bridge. This is shown in Figure 7-7, Item 3.




Figure 7-7. Decay Modes

The decay mode of the DRV8424/25 is selected by the DECAY0 and DECAY1 pins as shown in Table 7-7. If DECAY1 pin is Hi-Z, irrespective of the DECAY0 pin voltage, the decay mode will be smart tune dynamic decay. The decay modes can be changed on the fly. After a decay mode change, the new decay mode is applied after a 10  $\mu$ s de-glitch time.

Table 7-7. Decay Mode Settings

DECAY0	DECAY1	INCREASING STEPS	DECREASING STEPS
0	0	Smart tune Dynamic Decay	Smart tune Dynamic Decay
0	1	Smart tune Ripple Control	Smart tune Ripple Control
1	0	Mixed decay: 30% fast	Mixed decay: 30% fast
1	1	Slow decay	Mixed decay: 30% fast
Hi-Z	0	Mixed decay: 60% fast	Mixed decay: 60% fast
Hi-Z	1	Slow decay	Slow decay

Figure 7-8 defines increasing and decreasing current. For the slow-mixed decay mode, the decay mode is set as slow during increasing current steps and mixed decay during decreasing current steps. In full step and noncircular 1/2-step operation, the decay mode corresponding to decreasing steps is always used.





Figure 7-8. Definition of Increasing and Decreasing Steps

### 7.3.6.1 Slow Decay for Increasing and Decreasing Current




**Figure 7-9. Slow/Slow Decay Mode**

During slow decay, both of the low-side FETs of the H-bridge are turned on, allowing the current to be recirculated.

Slow decay exhibits the least current ripple of the decay modes for a given  $t_{OFF}$ . However on decreasing current steps, slow decay will take a long time to settle to the new  $I_{TRIP}$  level because the current decreases very slowly.

In cases where current is held for a long time (no input in the STEP pin) or at very low stepping speeds, slow decay may not properly regulate current because no back-EMF is present across the motor windings. In this state, motor current can rise very quickly, and may require a large off-time. In some cases this may cause a loss of current regulation, and a more aggressive decay mode is recommended.

### 7.3.6.2 Slow Decay for Increasing Current, Mixed Decay for Decreasing Current




**Figure 7-10. Slow-Mixed Decay Mode**

Mixed decay begins as fast decay for a time, followed by slow decay for the remainder of the  $t_{OFF}$  time. In this mode, mixed decay only occurs during decreasing current. Slow decay is used for increasing current.

This mode exhibits the same current ripple as slow decay for increasing current, because for increasing current, only slow decay is used. For decreasing current, the ripple is larger than slow decay, but smaller than fast decay. On decreasing current steps, mixed decay settles to the new  $I_{TRIP}$  level faster than slow decay.

### 7.3.6.3 Mixed Decay for Increasing and Decreasing Current



**Figure 7-11. Mixed-Mixed Decay Mode**

Mixed decay begins as fast decay for a time, followed by slow decay for the remainder of  $t_{OFF}$ . In this mode, mixed decay occurs for both increasing and decreasing current steps.

This mode exhibits ripple larger than slow decay, but smaller than fast decay. On decreasing current steps, mixed decay settles to the new  $I_{TRIP}$  level faster than slow decay.


In cases where current is held for a long time (no input in the STEP pin) or at very low stepping speeds, slow decay may not properly regulate current because no back-EMF is present across the motor windings. In this state, motor current can rise very quickly, and requires an excessively large off-time. Increasing or decreasing mixed decay mode allows the current level to stay in regulation when no back-EMF is present across the motor windings.

### 7.3.6.4 Smart tune Dynamic Decay

The smart tune current regulation schemes are advanced current-regulation control methods compared to traditional fixed off-time current regulation schemes. Smart tune current regulation schemes help the stepper motor driver adjust the decay scheme based on operating factors such as the ones listed as follows:

- Motor winding resistance and inductance
- Motor aging effects
- Motor dynamic speed and load
- Motor supply voltage variation
- Motor back-EMF difference on rising and falling steps
- Step transitions
- Low-current versus high-current  $di/dt$

The device provides two different smart tune current regulation modes, named smart tune Dynamic Decay and smart tune Ripple Control.




**Figure 7-12. Smart tune Dynamic Decay Mode**

Smart tune Dynamic Decay greatly simplifies the decay mode selection by automatically configuring the decay mode between slow, mixed, and fast decay. In mixed decay, smart tune dynamically adjusts the fast decay percentage of the total mixed decay time. This feature eliminates motor tuning by automatically determining the best decay setting that results in the lowest ripple for the motor.

The decay mode setting is optimized iteratively each PWM cycle. If the motor current overshoots the target trip level, then the decay mode becomes more aggressive (add fast decay percentage) on the next cycle to prevent regulation loss. If a long drive time must occur to reach the target trip level, the decay mode becomes less aggressive (remove fast decay percentage) on the next cycle to operate with less ripple and more efficiently. On falling steps, smart tune Dynamic Decay automatically switches to fast decay to reach the next step quickly.

Smart tune Dynamic Decay is optimal for applications that require minimal current ripple but want to maintain a fixed frequency in the current regulation scheme.

### 7.3.6.5 Smart tune Ripple Control



**Figure 7-13. Smart tune Ripple Control Decay Mode**

Smart tune Ripple Control operates by setting an  $I_{VALLEY}$  level alongside the  $I_{TRIP}$  level. When the current level reaches  $I_{TRIP}$ , instead of entering slow decay until the  $t_{OFF}$  time expires, the driver enters slow decay until  $I_{VALLEY}$  is reached. Slow decay operates similar to mode 1 in which both low-side MOSFETs are turned on allowing the current to recirculate. In this mode,  $t_{OFF}$  varies depending on the current level and operating conditions.

The ripple current in this decay mode is programmed by the TOFF pin. The ripple current is dependent on the ITRIP of a particular microstep level.

**Table 7-8. Current Ripple Settings**

TOFF	Current Ripple at a specific microstep level
0	19mA + 1% of ITRIP
1	19mA + 2% of ITRIP
Hi-Z	19mA + 4% of ITRIP
330kΩ to GND	19mA + 6% of ITRIP

The ripple control method allows much tighter regulation of the current level increasing motor efficiency and system performance. Smart tune Ripple Control can be used in systems that can tolerate a variable off-time regulation scheme to achieve small current ripple in the current regulation. Select a low ripple current setting to ensure that the PWM frequency is not in the audible range. However, higher values of ripple current reduces the PWM frequency and therefore the switching loss.

### 7.3.6.6 PWM OFF Time

The TOFF pin configures the PWM OFF time for all decay modes except smart tune ripple control, as shown in Table 7-7. The OFF time settings can be changed on the fly. After a OFF time setting change, the new OFF time is applied after a 10  $\mu$ s de-glitch time.

**Table 7-9. OFF Time Settings**


TOFF	OFF Time
0	7 $\mu$ s
1	16 $\mu$ s
Hi-Z	24 $\mu$ s
330k $\Omega$ to GND	32 $\mu$ s

**7.3.6.7 Blanking time**

After the current is enabled (start of drive phase) in an H-bridge, the current sense comparator is ignored for a period of time ( $t_{BLANK}$ ) before enabling the current-sense circuitry. The blanking time also sets the minimum drive time of the PWM. The blanking time is approximately 1  $\mu$ s.

**7.3.7 Charge Pump**

A charge pump is integrated to supply a high-side N-channel MOSFET gate-drive voltage. The charge pump requires a capacitor between the VM and VCP pins to act as the storage capacitor. Additionally a ceramic capacitor is required between the CPH and CPL pins to act as the flying capacitor.



**Figure 7-14. Charge Pump Block Diagram**

### 7.3.8 Linear Voltage Regulators

A linear voltage regulator is integrated in the DRV8424/25 devices. The DVDD regulator can be used to provide a reference voltage. DVDD can supply a maximum of 2mA load. For proper operation, bypass the DVDD pin to GND using a ceramic capacitor.

The DVDD output is nominally 5-V. When the DVDD LDO current load exceeds 2mA, the output voltage drops significantly.




Figure 7-15. Linear Voltage Regulator Block Diagram

Figure 7-16. Linear Voltage Regulator Block Diagram

If a digital input must be tied permanently high (that is, Mx, DECAYx or TOFF), tying the input to the DVDD pin instead of an external regulator is preferred. This method saves power when the VM pin is not applied or in sleep mode: the DVDD regulator is disabled and current does not flow through the input pull-down resistors. For reference, logic level inputs have a typical pull-down of 200 kΩ.

The nSLEEP pin cannot be tied to DVDD, else the device will never exit sleep mode.

### 7.3.9 Logic Level, tri-level and quad-level Pin Diagrams

Figure 7-17 shows the input structure for M0, DECAY0, DECAY1 and ENABLE pins.




Figure 7-17. Tri-Level Input Pin Diagram

Figure 7-17 shows the input structure for M1 and TOFF pins.




Figure 7-18. Quad-Level Input Pin Diagram

Figure 7-19 shows the input structure for STEP, DIR and nSLEEP pins.




Figure 7-19. Logic-Level Input Pin Diagram

### 7.3.10 nFAULT Pin

The nFAULT pin has an open-drain output and should be pulled up to a 5-V, 3.3-V or 1.8-V supply. When a fault is detected, the nFAULT pin will be logic low. nFAULT pin will be high after power-up. For a 5-V pullup, the nFAULT pin can be tied to the DVDD pin with a resistor. For a 3.3-V or 1.8-V pullup, an external supply must be used.




Figure 7-20. nFAULT Pin

### 7.3.11 Protection Circuits

The DRV8424/25 devices are fully protected against supply undervoltage, charge pump undervoltage, output overcurrent, and device overtemperature events.

#### 7.3.11.1 VM Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pin falls below the UVLO-threshold voltage for the voltage supply, all the outputs are disabled, and the nFAULT pin is driven low. The charge pump is disabled in this condition. Normal operation resumes (motor-driver operation and nFAULT released) when the VM undervoltage condition is removed.

### 7.3.11.2 VCP Undervoltage Lockout (CPUV)

If at any time the voltage on the VCP pin falls below the CPUV voltage, all the outputs are disabled, and the nFAULT pin is driven low. The charge pump remains active during this condition. Normal operation resumes (motor-driver operation and nFAULT released) when the VCP undervoltage condition is removed.

### 7.3.11.3 Overcurrent Protection (OCP)

An analog current-limit circuit on each FET limits the current through the FET by removing the gate drive. If this current limit persists for longer than the  $t_{OCP}$  time, the FETs in both H-bridges are disabled and the nFAULT pin is driven low. The charge pump remains active during this condition. The overcurrent protection can operate in two different modes: latched shutdown and automatic retry. The operating modes can be changed on the fly.

#### 7.3.11.3.1 Latched Shutdown

The ENABLE pin of the DRV8424/25 has to be made Hi-Z to select latched shutdown mode. In this mode, after an OCP event, the outputs are disabled and the nFAULT pin is driven low. Once the OCP condition is removed, normal operation resumes after applying an nSLEEP reset pulse or a power cycling.

#### 7.3.11.3.2 Automatic Retry

The ENABLE pin of the DRV8424/25 has to be HIGH (>2.7V) to select automatic retry mode. In this mode, after an OCP event the outputs are disabled and the nFAULT pin is driven low. Normal operation resumes automatically (motor-driver operation and nFAULT released) after the  $t_{RETRY}$  time has elapsed and the fault condition is removed.

### 7.3.11.4 Thermal Shutdown (OTSD)

If the die temperature exceeds the thermal shutdown limit ( $T_{OTSD}$ ) all MOSFETs in the H-bridge are disabled, and the nFAULT pin is driven low. The charge pump is disabled during this condition. The thermal shutdown protection can operate in two different modes: latched shutdown and automatic retry. The operating modes can be changed on the fly.

#### 7.3.11.4.1 Latched Shutdown

The ENABLE pin of the DRV8424/25 has to be made Hi-Z to select latched shutdown mode. In this mode, after an OTSD event, the relevant outputs are disabled and the nFAULT pin is driven low. After the junction temperature falls below the overtemperature threshold limit minus the hysteresis ( $T_{OTSD} - T_{HYS\_OTSD}$ ), normal operation resumes after applying an nSLEEP reset pulse or a power cycling.

#### 7.3.11.4.2 Automatic Retry

The ENABLE pin of the DRV8424/25 has to be HIGH (>2.7V) to select automatic retry mode. In this mode, after a OTSD event all the outputs are disabled and the nFAULT pin is driven low. Normal operation resumes (motor-driver operation and the nFAULT line released) when the junction temperature falls below the overtemperature threshold limit minus the hysteresis ( $T_{OTSD} - T_{HYS\_OTSD}$ ).

### 7.3.11.5 Fault Condition Summary

**Table 7-10. Fault Condition Summary**

FAULT	CONDITION	CONFIGURATION	ERROR REPORT	H-BRIDGE	CHARGE PUMP	INDEXER	LOGIC	RECOVERY
VM undervoltage (UVLO)	$VM < V_{UVLO}$	—	nFAULT	Disabled	Disabled	Disabled	Reset ( $V_{DVDD} < 3.9\text{ V}$ )	Automatic: $VM > V_{UVLO}$
VCP undervoltage (CPUV)	$VCP < V_{CPUV}$	—	nFAULT	Disabled	Operating	Operating	Operating	Automatic: $VCP > V_{CPUV}$
Overcurrent (OCP)	$I_{OUT} > I_{OCP}$	ENABLE = Hi-Z	nFAULT	Disabled	Operating	Operating	Operating	Latched
		ENABLE = 1	nFAULT	Disabled	Operating	Operating	Operating	Automatic retry: $t_{RETRY}$

**Table 7-10. Fault Condition Summary (continued)**

FAULT	CONDITION	CONFIGURATION	ERROR REPORT	H-BRIDGE	CHARGE PUMP	INDEXER	LOGIC	RECOVERY
Thermal Shutdown (OTSD)	$T_J > T_{TSD}$	ENABLE = Hi-Z	nFAULT	Disabled	Disabled	Operating	Operating	Latched
		ENABLE = 1	nFAULT	Disabled	Disabled	Operating	Operating	Automatic: $T_J < T_{OTSD} - T_{HYS\_OTSD}$

## 7.4 Device Functional Modes

### 7.4.1 Sleep Mode (nSLEEP = 0)

The DRV8424/25 device state is managed by the nSLEEP pin. When the nSLEEP pin is low, the DRV8424/25 device enters a low-power sleep mode. In sleep mode, all the internal MOSFETs are disabled and the charge pump is disabled. The  $t_{SLEEP}$  time must elapse after a falling edge on the nSLEEP pin before the device enters sleep mode. The DRV8424/25 device is brought out of sleep automatically if the nSLEEP pin is brought high. The  $t_{WAKE}$  time must elapse before the device is ready for inputs.

### 7.4.2 Disable Mode (nSLEEP = 1, ENABLE = 0)


The ENABLE pin is used to enable or disable the DRV8424/25. When the ENABLE pin is low, the output drivers are disabled in the Hi-Z state.

### 7.4.3 Operating Mode (nSLEEP = 1, ENABLE = Hi-Z/1)

When the nSLEEP pin is high, the ENABLE pin is Hi-Z or 1, and  $V_M > UVLO$ , the device enters the active mode. The  $t_{WAKE}$  time must elapse before the device is ready for inputs.

### 7.4.4 nSLEEP Reset Pulse

A latched fault can be cleared through a quick nSLEEP pulse. This pulse width must be greater than 20  $\mu s$  and shorter than 40  $\mu s$ . If nSLEEP is low for longer than 40  $\mu s$  but less than 120  $\mu s$ , the faults are cleared and the device may or may not shutdown, as shown in the timing diagram (see Figure 7-21). This reset pulse does not affect the status of the charge pump or other functional blocks.



**Figure 7-21. nSLEEP Reset Pulse**

### 7.4.5 Functional Modes Summary

Table 7-11 lists a summary of the functional modes.

**Table 7-11. Functional Modes Summary**

CONDITION		CONFIGURATION	H-BRIDGE	DVDD Regulator	CHARGE PUMP	INDEXER	Logic
Sleep mode	$4.5\text{ V} < V_M < 33\text{ V}$	nSLEEP pin = 0	Disabled	Disabled	Disabled	Disabled	Disabled
Operating	$4.5\text{ V} < V_M < 33\text{ V}$	nSLEEP pin = 1 ENABLE pin = 1 or Hi-Z	Operating	Operating	Operating	Operating	Operating

**Table 7-11. Functional Modes Summary (continued)**

CONDITION		CONFIGURATION	H-BRIDGE	DVDD Regulator	CHARGE PUMP	INDEXER	Logic
Disabled	4.5 V < VM < 33 V	nSLEEP pin = 1 ENABLE pin = 0	Disabled	Operating	Operating	Operating	Operating

## 8 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The DRV8424 is used in bipolar stepper control.

### 8.2 Typical Application

The following design procedure can be used to configure the DRV8424.




Figure 8-1. Typical Application Schematic

#### 8.2.1 Design Requirements

Table 8-1 lists the design input parameters for a typical application.

Table 8-1. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Supply voltage	VM	24 V
Motor winding resistance	$R_L$	1.5 $\Omega$ /phase

**Table 8-1. Design Parameters (continued)**

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Motor winding inductance	$L_L$	2 mH/phase
Motor full step angle	$\theta_{\text{step}}$	1.8°/step
Target microstepping level	$n_m$	1/8 step
Target motor speed	$v$	18.75 rpm
Target full-scale current	$I_{FS}$	2 A

## 8.2.2 Detailed Design Procedure

### 8.2.2.1 Stepper Motor Speed

The first step in configuring the DRV8424/25 device requires the desired motor speed and microstepping level. If the target application requires a constant speed, then a square wave with frequency  $f_{\text{step}}$  must be applied to the STEP pin. If the target motor speed is too high, the motor does not spin. Make sure that the motor can support the target speed. Use Equation 1 to calculate  $f_{\text{step}}$  for a desired motor speed ( $v$ ), microstepping level ( $n_m$ ), and motor full step angle ( $\theta_{\text{step}}$ )

$$f_{\text{step}} \text{ (steps / s)} = \frac{v \text{ (rpm)} \times 360 \text{ (}^\circ \text{ / rot)}}{\theta_{\text{step}} \text{ (}^\circ \text{ / step)} \times n_m \text{ (steps / microstep)} \times 60 \text{ (s / min)}} \quad (1)$$

The value of  $\theta_{\text{step}}$  can be found in the stepper motor data sheet, or written on the motor. For example, the motor in this application is required to rotate at 1.8°/step for a target of 18.75 rpm at 1/8 microstep mode. Using Equation 1,  $f_{\text{step}}$  can be calculated as 500 Hz.

The microstepping level is set by the M0 and M1 pins and can be any of the settings listed in Table 8-2. Higher microstepping results in a smoother motor motion and less audible noise, but requires a higher  $f_{\text{step}}$  to achieve the same motor speed.

**Table 8-2. Microstepping Indexer Settings**

MODE0	MODE1	STEP MODE
0	0	Full step (2-phase excitation) with 100% current
0	330kΩ to GND	Full step (2-phase excitation) with 71% current
1	0	Non-circular 1/2 step
Hi-Z	0	1/2 step
0	1	1/4 step
1	1	1/8 step
Hi-Z	1	1/16 step
0	Hi-Z	1/32 step
Hi-Z	330kΩ to GND	1/64 step
Hi-Z	Hi-Z	1/128 step
1	Hi-Z	1/256 step


### 8.2.2.2 Current Regulation

When an output load is connected to the VM supply, the load current can be regulated to the  $I_{\text{TRIP}}$  level. The  $I_{\text{TRIP}}$  current level for OUT1 and OUT2 outputs is controlled by the VREF12 pin, and the  $I_{\text{TRIP}}$  level for OUT3 and OUT4 outputs is controlled by the VREF34 pin. The  $I_{\text{TRIP}}$  current can be calculated as  $I_{\text{TRIP}} \text{ (A)} = V_{\text{REF}} \text{ (V)} / 1.32 \text{ (V/A)}$ . The VREF voltage can be programmed by connecting resistor dividers from DVDD pin to ground. Both VREF pins can be tied together to program the same ITRIP current for all four output channels.

### 8.2.2.3 Decay Modes

The DRV8424/25 device supports six different decay modes, as shown in [Table 7-7](#). When a motor winding current has hit the current chopping threshold ( $I_{TRIP}$ ), the DRV8424/25 places the winding in one of the six decay modes for  $t_{OFF}$ . After  $t_{OFF}$ , a new drive phase starts.

### 8.2.3 Application Curves



## 8.2.4 Thermal Application

This section presents the power dissipation calculation and junction temperature estimation of the device.

### 8.2.4.1 Power Dissipation

The total power dissipation constitutes of three main components - conduction loss ( $P_{COND}$ ), switching loss ( $P_{SW}$ ) and power loss due to quiescent current consumption ( $P_Q$ ).

#### 8.2.4.1.1 Conduction Loss

The current path for a motor connected in full-bridge is through the high-side FET of one half-bridge and low-side FET of the other half-bridge. The conduction loss ( $P_{COND}$ ) depends on the motor rms current ( $I_{RMS}$ ) and high-side ( $R_{DS(ONH)}$ ) and low-side ( $R_{DS(ONL)}$ ) on-state resistances as shown in [Equation 2](#).

$$P_{COND} = 2 \times (I_{RMS})^2 \times (R_{DS(ONH)} + R_{DS(ONL)}) \quad (2)$$

The conduction loss for the typical application shown in [Table 8-2](#) is calculated in [Equation 3](#).

$$P_{COND} = 2 \times (I_{RMS})^2 \times (R_{DS(ONH)} + R_{DS(ONL)}) = 2 \times (2-A / \sqrt{2})^2 \times (0.165-\Omega + 0.165-\Omega) = 1.32-W \quad (3)$$

---

#### Note

This power calculation is highly dependent on the device temperature which significantly effects the high-side and low-side on-resistance of the FETs. For more accurate calculation, consider the dependency of on-resistance of FETs with device temperature.

---

#### 8.2.4.1.2 Switching Loss

The power loss due to the PWM switching frequency depends on the slew rate ( $t_{SR}$ ), supply voltage, motor RMS current and the PWM switching frequency. The switching losses in each H-bridge during rise-time and fall-time are calculated as shown in [Equation 4](#) and [Equation 5](#).

$$P_{SW\_RISE} = 0.5 \times V_{VM} \times I_{RMS} \times t_{RISE\_PWM} \times f_{PWM} \quad (4)$$

$$P_{SW\_FALL} = 0.5 \times V_{VM} \times I_{RMS} \times t_{FALL\_PWM} \times f_{PWM} \quad (5)$$

Both  $t_{RISE\_PWM}$  and  $t_{FALL\_PWM}$  can be approximated as  $V_{VM} / t_{SR}$ . After substituting the values of various parameters, and assuming 30-kHz PWM frequency, the switching losses in each H-bridge are calculated as shown below -

$$P_{SW\_RISE} = 0.5 \times 24-V \times (2-A / \sqrt{2}) \times (24-V / 240 V/\mu s) \times 30-kHz = 0.051-W \quad (6)$$

$$P_{SW\_FALL} = 0.5 \times 24-V \times (2-A / \sqrt{2}) \times (24-V / 240 V/\mu s) \times 30-kHz = 0.051-W \quad (7)$$

The total switching loss for the stepper motor driver ( $P_{SW}$ ) is calculated as twice the sum of rise-time ( $P_{SW\_RISE}$ ) switching loss and fall-time ( $P_{SW\_FALL}$ ) switching loss as shown below -

$$P_{SW} = 2 \times (P_{SW\_RISE} + P_{SW\_FALL}) = 2 \times (0.051-W + 0.051-W) = 0.204-W \quad (8)$$

---

#### Note

The rise-time ( $t_{RISE}$ ) and the fall-time ( $t_{FALL}$ ) are calculated based on typical values of the slew rate ( $t_{SR}$ ). This parameter is expected to change based on the supply-voltage, temperature and device to device variation.

The switching loss is directly proportional to the PWM switching frequency. The PWM frequency in an application will depend on the supply voltage, inductance of the motor coil, back emf voltage and OFF time or the ripple current (for smart tune ripple control decay mode).

---

### 8.2.4.1.3 Power Dissipation Due to Quiescent Current

The power dissipation due to the quiescent current consumed by the power supply is calculated as shown below -

$$P_Q = V_{VM} \times I_{VM} \quad (9)$$

Substituting the values, quiescent power loss can be calculated as shown below -

$$P_Q = 24\text{-V} \times 5\text{-mA} = 0.12\text{-W} \quad (10)$$

---

#### Note

The quiescent power loss is calculated using the typical operating supply current ( $I_{VM}$ ) which is dependent on supply-voltage, temperature and device to device variation.

---

### 8.2.4.1.4 Total Power Dissipation

The total power dissipation ( $P_{TOT}$ ) is calculated as the sum of conduction loss, switching loss and the quiescent power loss as shown in [Equation 11](#).

$$P_{TOT} = P_{COND} + P_{SW} + P_Q = 1.32\text{-W} + 0.204\text{-W} + 0.12\text{-W} = 1.644\text{-W} \quad (11)$$

### 8.2.4.2 Device Junction Temperature Estimation

For an ambient temperature of  $T_A$  and total power dissipation ( $P_{TOT}$ ), the junction temperature ( $T_J$ ) is calculated as  $T_J = T_A + (P_{TOT} \times R_{\theta JA})$

Considering a JEDEC standard 4-layer PCB, the junction-to-ambient thermal resistance ( $R_{\theta JA}$ ) is 31 °C/W for the HTSSOP package and 40.7 °C/W for the VQFN package.

Assuming 25°C ambient temperature, the junction temperature for the HTSSOP package is calculated as shown below -

$$T_J = 25^\circ\text{C} + (1.644\text{-W} \times 31^\circ\text{C/W}) = 75.96^\circ\text{C} \quad (12)$$

The junction temperature for the VQFN package is calculated as shown below -

$$T_J = 25^\circ\text{C} + (1.644\text{-W} \times 40.7^\circ\text{C/W}) = 91.91^\circ\text{C} \quad (13)$$

## 9 Power Supply Recommendations

The DRV8424/25 device is designed to operate from an input voltage supply (VM) range from 4.5 V to 33 V. A 0.01- $\mu\text{F}$  ceramic capacitor rated for VM must be placed at each VM pin as close to the DRV8424/25 device as possible. In addition, a bulk capacitor must be included on VM.

### 9.1 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.


The amount of local capacitance needed depends on a variety of factors, including:

- The highest current required by the motor system
- The power supply's capacitance and ability to source current
- The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed DC, brushless DC, stepper)
- The motor braking method

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.



**Figure 9-1. Example Setup of Motor Drive System With External Power Supply**

## 10 Layout

### 10.1 Layout Guidelines

The VM pin should be bypassed to PGND using a low-ESR ceramic bypass capacitor with a recommended value of 0.01  $\mu\text{F}$  rated for VM. This capacitor should be placed as close to the VM pin as possible with a thick trace or ground plane connection to the device PGND pin.

The VM pin must be bypassed to PGND using a bulk capacitor rated for VM. This component can be an electrolytic capacitor.

A low-ESR ceramic capacitor must be placed in between the CPL and CPH pins. A value of 0.022  $\mu\text{F}$  rated for VM is recommended. Place this component as close to the pins as possible.

A low-ESR ceramic capacitor must be placed in between the VM and VCP pins. A value of 0.22  $\mu\text{F}$  rated for 16 V is recommended. Place this component as close to the pins as possible.

Bypass the DVDD pin to ground with a low-ESR ceramic capacitor. A value of 0.47  $\mu\text{F}$  rated for 6.3 V is recommended. Place this bypassing capacitor as close to the pin as possible.

The thermal PAD must be connected to system ground.

### 10.2 Layout Example




Figure 10-1. HTSSOP Layout Example




Figure 10-2. QFN Layout Example

## 11 Device and Documentation Support

### 11.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

- Texas Instruments, [How to Reduce Audible Noise in Stepper Motors](#) application report
- Texas Instruments, [How to Improve Motion Smoothness and Accuracy](#) application report
- Texas Instruments, [How to Drive Unipolar Stepper Motors with DRV8xxx](#) application report
- Texas Instruments, [Calculating Motor Driver Power Dissipation](#) application report
- Texas Instruments, [Current Recirculation and Decay Modes](#) application report
- Texas Instruments, [Understanding Motor Driver Current Ratings](#) application report
- Texas Instruments, [Motor Drives Layout Guide](#) application report

**Table 11-1. Related Links**

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
DRV8424	<a href="#">Click here</a>				
DRV8425	<a href="#">Click here</a>				

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.3 Community Resources

### 11.4 Trademarks

All trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




**PACKAGE OUTLINE**

**PWP0028M**

**PowerPAD™ TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



4224480/A 08/2018

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.

## EXAMPLE BOARD LAYOUT

**PWP0028M**

**PowerPAD™ TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

## EXAMPLE STENCIL DESIGN

**PWP0028M**

**PowerPAD™ TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">DRV8424PWPR</a>	Active	Production	HTSSOP (PWP)   28	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8424
DRV8424PWPR.A	Active	Production	HTSSOP (PWP)   28	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8424
<a href="#">DRV8424RGER</a>	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DRV 8424
DRV8424RGER.A	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DRV 8424
<a href="#">DRV8425PWPR</a>	Active	Production	HTSSOP (PWP)   28	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8425
DRV8425PWPR.A	Active	Production	HTSSOP (PWP)   28	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8425
<a href="#">DRV8425RGER</a>	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DRV 8425
DRV8425RGER.A	Active	Production	VQFN (RGE)   24	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DRV 8425

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8424PWPR	HTSSOP	PWP	28	2500	330.0	16.4	6.75	10.1	1.8	12.0	16.0	Q1
DRV8424RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
DRV8425PWPR	HTSSOP	PWP	28	2500	330.0	16.4	6.75	10.1	1.8	12.0	16.0	Q1
DRV8425RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8424PWPR	HTSSOP	PWP	28	2500	356.0	356.0	35.0
DRV8424RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
DRV8425PWPR	HTSSOP	PWP	28	2500	356.0	356.0	35.0
DRV8425RGER	VQFN	RGE	24	3000	367.0	367.0	35.0

**RGE 24**

**GENERIC PACKAGE VIEW**


**VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4204104/H



4219013/A 05/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


RGE0024B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4219013/A 05/2017

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RGE0024B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 25  
 78% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
 SCALE:20X

4219013/A 05/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## GENERIC PACKAGE VIEW


**PWP 28**

**PowerPAD™ TSSOP - 1.2 mm max height**

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224765/B

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2025, Texas Instruments Incorporated