DIGITAL AUDIO PROCESSOR WITH ANALOG INTERFACE

**Check for Samples: TAS3308**

FEATURES

- **Digital Audio Processor**
  - **Fully Programmable With the Graphical, Drag-and-Drop PurePath Studio™ Software Development Environment**
  - **135-MHz Operation 48-Bit Data Path With 76-Bit Accumulator**
  - **Hardware Single-Cycle Multiplier (28 × 48)**
  - **Five Simultaneous Operations Per Clock Cycle**
  - **Usable 1k Data RAM Words (48 Bit), Usable 1k Coefficient RAM (28 Bit)**
  - **Usable 2.8k Program RAM**
  - **360 ms at 48 kHz, 17k Words 24-Bit Delay Memory**
  - **Slave Mode F_s is 32.44.1 and 48 kHz With Auto Sample Rate Detection**
  - **Master Mode F_s is 48 kHz**
- **Analog Audio Input/Output**
  - **10:1 Stereo Analog Input MUX**
  - **Stereo Analog Pass-Through Channel**
  - **Stereo, Single-Ended ADC (100 dB DNR Typical)**
  - **Six Differential PWM Outputs (105 dB DNR Typical)**
  - **PurePath™ Digital Technology Minimizes Pop/Click**
  - **Fourth Order Chaotic Noise Shaper With Non-Linear Correction**

- **Digital Audio Input/Output**
  - **Three Synchronous Serial Audio Inputs (Six Channels)**
  - **Two Synchronous Serial Audio Outputs (Four Channels)**
  - **Input and Output Data Formats: 16-, 20-, or 24-Bit Data Left, Right, and I^{2}S**
  - **S/PDIF Transmitter**
- **System Control Processor**
  - **Embedded 8051 WARP Microprocessor**
  - **Programmable Using Standard 8051 C Compilers**
  - **Four Programmable GPIO pins**
- **General Features**
  - **Two I^{2}C Ports for Slave or Master Download**
  - **Single 3.3-V Power Supply**
  - **Integrated Regulators**

APPLICATIONS

- **Flat-Screen Televisions**
- **MP3 Player/Music Phone Docks**
- **Speaker Bars**
- **Mini/Micro-Component Systems**
- **Automotive Head Units**
- **Musical Instruments**

**PZT PACKAGE
(TOP VIEW)**

Top pins (100–76): DVSS_PWM2, PWM2_LI, PWM2_LO, PWM1_RI, PWM1_RO, DVDD_PWM1, DVSS_PWM1, PWM1_LI, PWM1_LD, VR_DIG1, DVSS1, DVDD1, VR_ANA, AVSS_OSC, XTAL_OUT, XTAL_IN, AVDD_OSC, VR_ANA2, AVSS_PLL, PLL_FLTM, PLL_FLTP, AVDD_PLL, AVSS_LO, LINEOUT1R, LINEOUT1R

Left pins (1–25):

Pin	Name
1	DVDD_PWM2
2	PWM2_RD
3	PWM2_RI
4	PWM3_LD
5	PWM3_LI
6	DVSS_PWM3
7	DVDD_PWM3
8	PWM3_RD
9	PWM3_RI
10	VALID/SYNC
11	DVDD2
12	DVSS2
13	VREG_EN
14	RSVD
15	MCLKOUT
16	LRCLKOUT
17	SCLKOUT
18	SDOUT1
19	SDOUT2/SPDIF_OUT
20	SPDIF_IN
21	SDIN3
22	SDIN2
23	SDIN1
24	LRCLKIN
25	SCLKIN

Right pins (75–51):

Pin	Name
75	AVDD_LO
74	AVDD_REF
73	V1P5_REF
72	BG_REF
71	BIAS_REF
70	LINEIN10R
69	LINEIN10L
68	AVSS_LI3
67	LINEIN9R
66	LINEIN9L
65	AVDD_LI3
64	LINEIN8R
63	LINEIN8L
62	AVDD_ADC
61	LINEIN7R
60	LINEIN7L
59	AVSS_ADC/REF
58	LINEIN6R
57	LINEIN6L
56	AVSS_LI2
55	LINEIN5R
54	LINEIN5L
53	AVDD_LI2
52	LINEIN4R
51	LINEIN4L

Bottom pins (26–50): MCLKIN, DVSS_DPLL, VR_DIG2, DVDD3, DVSS3, I2C_SCL2, I2C_SDA2, I2C_SDA1, I2C_SCL1, CS, GPIO1, GPIO2, MUTE, RESET, DVSS4, VR_DIG3, DVDD4, LINEIN1L, LINEIN1R, AVSS_LI1, LINEIN2L, LINEIN2R, AVDD_LI1, LINEIN3L, LINEIN3R

DESCRIPTION

The TAS3308 is a highly-integrated audio system-on-chip (SOC) consisting of a fully-programmable 48-bit digital audio processor, 10:1 stereo analog input MUX, stereo ADC, six PWM output channels, and other analog functionality. The TAS3308 is programmable with the graphical PurePath Studio™ and suite of DSP code development software. PurePath Studio™ is a highly intuitive, drag-and-drop development environment that minimizes software development effort while allowing the end user to utilize the power and flexibility of the TAS3308's digital audio processing core.

TAS3308 processing capability includes speaker equalization and cross over, volume/bass/treble control, signal mixing/MUXing/splitting, delay compensation, dynamic range compression, and many other basic audio functions. Audio functions such as matrix decoding, stereo widening, surround sound virtualization and psychoacoustic bass boost are also available with either third-party or TI royalty-free algorithms.

The TAS3308 contains a custom-designed, fully-programmable 135-MHz, 48-bit digital audio processor. A 76-bit accumulator ensures that the high precision necessary for quality digital audio is maintained during arithmetic operations.

A stereo 100-dB DNR ADC and six 105-dB DNR PWM output channels ensure that high quality audio is maintained through the whole signal chain. The PWM outputs utilize TI's PurePath Digital PWM technology and seamlessly interface with TI's extensive line of PWM input class D audio amplifiers.

Ordering Information

TA	PACKAGE[1]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	TQFP – PZT	Tray	TAS3308PZT	TAS3308PZT
		Tape and reel	TAS3308PZTR	

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

The TAS3308 comprises nine functional blocks:

- Analog input/MUX/stereo ADC
- Three stereo PWM output for speaker/headphone/stereo
- Line driver outputs
- Clock, digital PLL, analog PLL, serial data interface, and auto-detect system
- Serial control interface/device control
- Audio DSP – digital audio processing
- 8051 device controller
- Power supply
- Internal references

**Block Diagram**

APPLICATION INFORMATION

Figure 1. Peripheral Connections

ABSOLUTE MAXIMUM RATINGS[(1)]

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
DVDD			−0.5	3.8	
AVDD	Supply voltage range		−0.5	3.8	V
DVDD_PWM			−0.5	3.8	
V_I	Input voltage range	3.3 V TTL	−0.5	VDDS + 0.5	V
		3.3 V LVCMOS	−0.5	VDDS + 0.5	
		3.3 V analog	−0.5	AVDDS + 0.5	
		1.8 V LVCMOS	−0.5	AVDD[(2)] + 0.5	
V_O	Output voltage range	3.3 V TTL	−0.5	VDDS + 0.5	V
		3.3 V LVCMOS	−0.5	VDDS + 0.5	
		3.3 V analog	−0.5	AVDDS + 0.5	
		1.8 V LVCMOS	−0.5	DVDD[(3)] + 0.5	
			−0.5	AVDD[(4)] + 0.5	
I_{IK}	Input clamp current	V_I < 0 or V_I > DVDD		±20	mA
I_{OK}	Output clamp current	V_O < 0 or V_O > DVDD		±20	mA
T_{stg}	Storage temperature range		−65	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operation conditions* is not implied. Exposure to absolute-maximum conditions for extended periods may affect device reliability.
(2) AVDD is an internal 1.8-V supply derived from a regulator in the TAS3308 chip. Pin XTAL_IN is the only TAS3308 input that is referenced to this 1.8-V logic supply. The absolute maximum rating listed is for reference; only a crystal should be connected to XTAL_IN.
(3) DVDD is an internal 1.8-V supply derived from regulators in the TAS3308 chip. DVDD is routed to DVDD_BYPASS_CAP to provide access to external filter capacitors, but should not be used to source power to external devices.
(4) Pin XTAL_OUT is the only TAS3308 output that is derived from the internal 1.8-V logic supply AVDD. The absolute maximum rating listed is for reference; only a crystal should be connected to XTAL_OUT. AVDD is also routed to AVDD_BYPASS_CAP to provide access to external filter capacitors, but should not be used to source power to external devices.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MEASUREMENTS	MIN	NOM	MAX	UNIT
DVDD	Digital supply voltage		3	3.3	3.6	V
AVDD	Analog supply voltage	3.3 V analog	3	3.3	3.6	V
DVDD_PWM	PWM supply voltage	3.3 V PWM	3	3.3	3.6	V
V_{IH}	High-level input voltage	3.3 V TTL	2			V
		3.3 V LVCMOS (I2C)	0.7 × V_{DDS}			
		1.8 V LVCMOS (XTAL_IN)	1.26			
V_{IL}	Low-level input voltage	3.3 V TTL			0.8	V
		3.3 V LVCMOS (I2C)	0		0.3 × V_{DDS}	
		1.8 V LVCMOS (XTAL_IN)			0.54	
T_A	Operating ambient air temperature	Specifying parametrics	0	25	70	°C
		Specifying functions	−20	25	70	
T_J	Junction temperature		0		96	°C

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MEASUREMENT	TEST CONDITIONS	MIN	MAX	UNITS
V_{OH}	High-level output voltage	3.3 V TTL	I_{OH} = –4 mA	2.4		V
		3.3 V LVCMOS (I^{2}C)	I_{OH} = –0.10 mA	V_{DDS} – 0.2		
		1.8 V LVCMOS (XTAL_OUT)	I_{OH} = –0.6 mA	1.197		
V_{OL}	Low-level output voltage	3.3 V TTL	I_{OL} = 4 mA		0.5	V
		3.3 V LVCMOS (I^{2}C)	I_{OL} = 0.10 mA		0.2	
		1.8 V LVCMOS (XTAL_OUT)	I_{OL} = 1.8 mA		0.585	
I_{OZ}	High-impedance output current	3.3 V TTL			±20	µA
		3.3 V LVCMOS (I^{2}C)	Driver only, driver disable		±20	
I_{IL} [1]	Low-level input current	3.3 V TTL	$V_I = V_{IL}$		±1	µA
		3.3 V LVCMOS (I^{2}C)	$V_I = V_{IL}$, Receiver only		±1	
		1.8 V LVCMOS (XTAL_IN)	$V_I = V_{IL}$		±1	
I_{IH} [2]	High-level input current	1.8 V LVCMOS (XTAL_IN)	$V_I = V_{IH}$		±1	µA
		3.3 V LVCMOS (I^{2}C)	$V_I = V_{IH}$, Receiver only		±1	
		3.3 V TTL	$V_I = V_{IH}$		±1	
I_{DVDD}	Digital supply current		DSP clock = 135 MHz LRCLKIN/LRCLKOUT = 48 KHz, XTALI = 24.576 MHz		160	mA
I_{AVDD}	Analog supply current		DSP clock = 135 MHz LRCLKIN/LRCLKOUT = 48 KHz, XTALI = 24.576 MHz		40	mA
I_{DVDD}	Digital supply current		$\overline{RESET}$ = LOW		100	mA
I_{AVDD}	Analog supply current		$\overline{RESET}$ = LOW		10	mA

(1) Value given is for those input pins that connect to an internal pullup resistor as well as an input buffer. For inputs that have a pulldown resistor or no resistor, I_{IL} is ±1 µA.
(2) Value given is for those input pins that connect to an internal pulldown resistor as well as an input buffer. For inputs that have a pullup resistor or no resistor, I_{IH} is ±1 µA.

Product Folder Link(s): *TAS3308*

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TAS3308PZT	Obsolete	Production	TQFP (PZT) | 100	-	-	Call TI	Call TI	0 to 70	TAS3308PZT
TAS3308PZTR	Active	Production	TQFP (PZT) | 100	1000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TAS3308PZT
TAS3308PZTR.A	Active	Production	TQFP (PZT) | 100	1000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TAS3308PZT

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS3308PZTR	TQFP	PZT	100	1000	330.0	24.4	17.0	17.0	1.5	20.0	24.0	Q2

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TAS3308PZTR	TQFP	PZT	100	1000	350.0	350.0	43.0

PZT (S-PQFP-G100)   **PLASTIC QUAD FLATPACK**

4073179 / B 11/96

NOTES: A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
         C.   Falls within JEDEC MS-026

1