

Dual Micropower Rail-To-Rail Input CMOS Comparator with Open Drain Output

Check for Samples: [LMC6772](#)

FEATURES


(Typical Unless Otherwise Noted)

- **Low Power Consumption (Max):** $I_S = 10 \mu\text{A}/\text{comp}$
- **Wide Range of Supply Voltages:** 2.7V to 15V
- **Rail-to-Rail Input Common Mode Voltage Range**
- **Open Drain Output**
- **Short Circuit Protection:** 40 mA
- **Propagation Delay (@ $V_S = 5\text{V}$, 100 mV Overdrive):** 5 μs
- **LMC6772Q is AEC-Q Qualified**
- **LMC6772Q has -40°C to 125°C Temperature Range**

APPLICATIONS

- Laptop Computers
- Mobile Phones
- Metering Systems
- Hand-Held Electronics
- RC Timers
- Alarm and Monitoring Circuits
- Window Comparators, Multivibrators

Connection Diagram

8-Pin PDIP/SOIC/VSSOP - Top View

See Package Number P0008E/D0008A/DGK0008A

DESCRIPTION

The LMC6772 is an ultra low power dual comparator with a maximum 10 $\mu\text{A}/\text{comparator}$ power supply current. It is designed to operate over a wide range of supply voltages, with a minimum supply voltage of 2.7V.

The common mode voltage range of the LMC6772 exceeds both the positive and negative supply rails, a significant advantage in single supply applications. The open drain output of the LMC6772 allows for wired-OR configurations. The open drain output also offers the advantage of allowing the output to be pulled to any voltage rail up to 15V, regardless of the supply voltage of the LMC6772.

The LMC6772 is targeted for systems where low power consumption is the critical parameter. Ensured operation at supply voltages of 2.7V and rail-to-rail performance makes this comparator ideal for battery-powered applications.

Refer to the LMC6762 datasheet for a push-pull output stage version of this device.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾

| | Value | Unit |
|---|-----------------------|------|
| ESD Tolerance ⁽²⁾ | 1.5 | kV |
| Differential Input Voltage | (V+)+0.3V to (V-)–0.3 | V |
| Voltage at Input/Output Pin | (V+)+0.3V to (V-)–0.3 | V |
| Supply Voltage (V+–V–) | 16 | V |
| Current at Input Pin ⁽³⁾ | ±5 | mA |
| Current at Output Pin ⁽⁴⁾ ⁽⁵⁾ | ±30 | mA |
| Current at Power Supply Pin, LMC6772 | 40 | mA |
| Lead Temperature (Soldering, 10 seconds) | 260 | °C |
| Storage Temperature Range | –65°C to 150 | °C |
| Junction Temperature ⁽⁶⁾ | 150 | °C |

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the electrical characteristics.
- (2) Human body model, 1.5 kΩ in series with 100 pF. The output pins of the two comparators (pin 1 and pin 7) have an ESD tolerance of 1.5 kV. All other pins have an ESD tolerance of 2 kV.
- (3) Limiting input pin current is only necessary for input voltages that exceed absolute maximum input voltage ratings.
- (4) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.
- (5) Do not short circuit output to V⁺, when V⁺ is > 12V or reliability will be adversely affected.
- (6) The maximum power dissipation is a function of T_{J(MAX)}, θ_{JA}, and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} – T_A)/θ_{JA}. All numbers apply for packages soldered directly into a PC board.

Operating Ratings⁽¹⁾

| | Value | Unit |
|---------------------------------------|------------------------------|------|
| Supply Voltage | 2.7 ≤ V _S ≤ 15 | V |
| Junction Temperature Range | | |
| LMC6772AI, LMC6772BI | –40°C ≤ T _J ≤ 85 | °C |
| LMC6772Q | –40°C ≤ T _J ≤ 125 | °C |
| Thermal Resistance (θ _{JA}) | | |
| 8-Pin PDIP | 100 | °C/W |
| 8-Pin SOIC | 172 | °C/W |

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test conditions, see the electrical characteristics.

2.7V Electrical Characteristics

Unless otherwise specified, all limits ensured for $T_J = 25^\circ\text{C}$, $V^+ = 2.7\text{V}$, $V^- = 0\text{V}$, $V_{\text{CM}} = V^+/2$. **Boldface** limits apply at the temperature extremes.

| Symbol | Parameter | Conditions | Typ ⁽¹⁾ | LMC6772AI Limit ⁽²⁾ | LMC6772BI Limit ⁽²⁾ | LMC6772Q Limit ⁽²⁾ | Units |
|--------------------------|--|--|--------------------|-----------------------------------|-----------------------------------|----------------------------------|------------------------------|
| V_{OS} | Input Offset Voltage | | 3 | 5 8 | 15 18 | 10 13 | mV max |
| TCV_{OS} | Input Offset Voltage Temperature Drift | | 2.0 | | | | $\mu\text{V}/^\circ\text{C}$ |
| | Input Offset Voltage Average Drift | See ⁽³⁾ | 3.3 | | | | $\mu\text{V}/\text{Month}$ |
| I_{B} | Input Current | | 0.02 | | | | μA |
| I_{OS} | Input Offset Current | | 0.01 | | | | μA |
| CMRR | Common Mode Rejection Ratio | | 75 | | | | dB |
| PSRR | Power Supply Rejection Ratio | $\pm 1.35\text{V} < V_{\text{S}} < \pm 7.5\text{V}$ | 80 | | | | dB |
| A_{V} | Voltage Gain | (By Design) | 100 | | | | dB |
| V_{CM} | Input Common-Mode Voltage Range | CMRR > 55 dB | 3.0 | 2.9 2.7 | 2.9 2.7 | 2.9 2.7 | V min |
| | | | -0.3 | -0.2 0.0 | -0.2 0.0 | -0.2 0.2 | V max |
| V_{OL} | Output Voltage Low | $I_{\text{LOAD}} = 2.5\text{ mA}$ | 0.2 | 0.3 0.4 | 0.3 0.4 | 0.3 0.45 | V max |
| I_{S} | Supply Current | For Both Comparators (Output Low) | 12 | 20 25 | 20 25 | 20 25 | μA max |
| I_{Leakage} | Output Leakage Current | $V_{\text{IN}(+)} = 0.5\text{V}$, $V_{\text{IN}(-)} = 0\text{V}$, $V_{\text{O}} = 15\text{V}$ | 0.1 | 500 | 500 | 500 1000 | nA |

(1) Typical Values represent the most likely parametric norm.

(2) All limits are specified by testing or statistical analysis.

(3) Input offset voltage Average Drift is calculated by dividing the accelerated operating life drift average by the equivalent operational time. The input offset voltage average drift represents the input offset voltage change at worst-case input conditions.

5.0V and 15.0V Electrical Characteristics

Unless otherwise specified, all limits ensured for $T_J = 25^\circ\text{C}$, $V^+ = 5.0\text{V}$ and 15.0V , $V^- = 0\text{V}$, $V_{\text{CM}} = V^+/2$. **Boldface** limits apply at the temperature extremes.

| Symbol | Parameter | Conditions | Typ ⁽¹⁾ | LMC6772AI Limit ⁽²⁾ | LMC6772BI Limit ⁽²⁾ | LMC6772Q Limit ⁽²⁾ | Units |
|--------------------------|--|---|--------------------|-----------------------------------|-----------------------------------|----------------------------------|------------------------------|
| V_{OS} | Input Offset Voltage | | 3 | 5 8 | 15 18 | 10 13 | mV max |
| TCV_{OS} | Input Offset Voltage Temperature Drift | $V^+ = 5\text{V}$ | 2.0 | | | | $\mu\text{V}/^\circ\text{C}$ |
| | | $V^+ = 15\text{V}$ | 4.0 | | | | |
| | Input Offset Voltage Average Drift | $V^+ = 5\text{V}^{(3)}$ | 3.3 | | | | $\mu\text{V}/\text{Month}$ |
| | | $V^+ = 15\text{V}^{(3)}$ | 4.0 | | | | |
| I_{B} | Input Current | $V = 5\text{V}$ | 0.04 | | | | pA |
| I_{OS} | Input Offset Current | $V^+ = 5\text{V}$ | 0.02 | | | | pA |
| CMRR | Common Mode Rejection Ratio | $V^+ = 5\text{V}$ | 75 | | | | dB |
| | | $V^+ = 15\text{V}$ | 82 | | | | |
| PSRR | Power Supply Rejection Ratio | $\pm 2.5\text{V} < V_{\text{S}} < \pm 5\text{V}$ | 80 | | | | dB |
| A_{V} | Voltage Gain | (By Design) | 100 | | | | dB |
| V_{CM} | Input Common-Mode Voltage Range | $V^+ = 5.0\text{V}$ CMRR > 55 dB | 5.3 | 5.2 5.0 | 5.2 5.0 | 5.2 5.0 | V min |
| | | | -0.3 | -0.2 0.0 | -0.2 0.0 | -0.2 0.0 | V max |
| | | $V^+ = 15.0\text{V}$ CMRR > 55 dB | 15.3 | 15.2 15.0 | 15.2 15.0 | 15.2 15.0 | V min |
| | | | -0.3 | -0.2 0.0 | -0.2 0.0 | -0.2 0.0 | V max |
| V_{OL} | Output Voltage Low | $V^+ = 5\text{V}$ $I_{\text{LOAD}} = 5\text{ mA}$ | 0.2 | 0.4 0.55 | 0.4 0.55 | 0.4 0.55 | V max |
| | | $V^+ = 15\text{V}$ $I_{\text{LOAD}} = 5\text{ mA}$ | 0.2 | 0.4 0.55 | 0.4 0.55 | 0.4 0.55 | V max |
| I_{S} | Supply Current | For Both Comparators (Output Low) | 12 | 20 25 | 20 25 | 20 25 | μA max |
| I_{SC} | Short Circuit Current | $V^+ = 15\text{V}$, Sinking, $V_{\text{O}} = 12\text{V}^{(4)}$ | 45 | | | | mA |

(1) Typical Values represent the most likely parametric norm.

(2) All limits are specified by testing or statistical analysis.

(3) Input offset voltage Average Drift is calculated by dividing the accelerated operating life drift average by the equivalent operational time. The input offset voltage average drift represents the input offset voltage change at worst-case input conditions.

(4) Do not short circuit output to V^+ , when V^+ is > 12V or reliability will be adversely affected.

AC Electrical Characteristics

Unless otherwise specified, all limits ensured for $T_J = 25^\circ\text{C}$, $V^+ = 5\text{V}$, $V^- = 0\text{V}$, $V_{\text{CM}} = V_O = V^+/2$. **Boldface** limits apply at the temperature extreme.

| Symbol | Parameter | Conditions | Typ ⁽¹⁾ | LMC6772AI Limit ⁽²⁾ | LMC6772BI Limit ⁽²⁾ | Units |
|-------------------|------------------------------------|--|--------------------|-----------------------------------|-----------------------------------|---------------|
| t_{RISE} | Rise Time | $f = 10\text{ kHz}$, $C_L = 50\text{ pF}$, Overdrive = $10\text{ mV}^{(3)}$ | 0.3 | | | μs |
| t_{FALL} | Fall Time | $f = 10\text{ kHz}$, $C_L = 50\text{ pF}$, Overdrive = $10\text{ mV}^{(3)}$ | 0.3 | | | μs |
| t_{PHL} | Propagation Delay (High to Low) | $f = 10\text{ kHz}$, $C_L = 50\text{ pF}^{(3)}$ | 10 mV | 10 | | μs |
| | | | 100 mV | 4 | | μs |
| | | $V^+ = 2.7\text{V}$, $f = 10\text{ kHz}$, $C_L = 50\text{ pF}^{(3)}$ | 10 mV | 10 | | μs |
| | | | 100 mV | 4 | | μs |
| t_{PLH} | Propagation Delay (Low to High) | $f = 10\text{ kHz}$, $C_L = 50\text{ pF}^{(3)}$ | 10 mV | 10 | | μs |
| | | | 100 mV | 4 | | μs |
| | | $V^+ = 2.7\text{V}$, $f = 10\text{ kHz}$, $C_L = 50\text{ pF}^{(3)}$ | 10 mV | 8 | | μs |
| | | | 100 mV | 4 | | μs |

(1) Typical Values represent the most likely parametric norm.

(2) All limits are specified by testing or statistical analysis.

(3) C_L includes the probe and jig capacitance. The rise time, fall time and propagation delays are measured with a 2V input step.

Typical Performance Characteristics

$V^+ = 5V$, Single Supply, $T_A = 25^\circ C$ unless otherwise specified




Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.










Figure 6.

Typical Performance Characteristics (continued)

V⁺ = 5V, Single Supply, T_A = 25°C unless otherwise specified



Typical Performance Characteristics (continued)

$V^+ = 5V$, Single Supply, $T_A = 25^\circ C$ unless otherwise specified

Output Short Circuit Current (Sinking)




Figure 13.

Leakage Current




Figure 14.

Response Time for Overdrive (t_{PLH})




Figure 15.

Response Time for Overdrive (t_{PHL})




Figure 16.

Response Time for Overdrive (t_{PLH})




Figure 17.

Response Time for Overdrive (t_{PHL})




Figure 18.

Typical Performance Characteristics (continued)

$V^+ = 5V$, Single Supply, $T_A = 25^\circ C$ unless otherwise specified




Figure 19.




Figure 20.




Figure 21.

LMC6772Q




Figure 22.




Figure 23.




Figure 24.




Figure 25.




Figure 26.




Figure 27.

LMC6772Q (continued)
Output Leakage
vs.
Output Voltage




Figure 28.

APPLICATION INFORMATION

INPUT COMMON-MODE VOLTAGE RANGE

At supply voltages of 2.7V, 5V and 15V, the LMC6772 has an input common-mode voltage range which exceeds both supplies. As in the case of operational amplifiers, CMVR is defined by the V_{OS} shift of the comparator over the common-mode range of the device. A CMRR ($\Delta V_{OS}/\Delta V_{CM}$) of 75 dB (typical) implies a shift of < 1 mV over the entire common-mode range of the device. The absolute maximum input voltage at $V^+ = 5V$ is 200 mV beyond either supply rail at room temperature.




Figure 29. An Input Signal Exceeds the LMC6772 Power Supply Voltages with No Output Phase Inversion

A wide input voltage range means that the comparator can be used to sense signals close to ground and also to the power supplies. This is an extremely useful feature in power supply monitoring circuits.

An input common-mode voltage range that exceeds the supplies, 20 fA input currents (typical), and a high input impedance makes the LMC6772 ideal for sensor applications. The LMC6772 can directly interface to sensors without the use of amplifiers or bias circuits. In circuits with sensors which produce outputs in the tens to hundreds of millivolts, the LMC6772 can compare the sensor signal with an appropriately small reference voltage. This reference voltage can be close to ground or the positive supply rail.

LOW VOLTAGE OPERATION

Comparators are the common devices by which analog signals interface with digital circuits. The LMC6772 has been designed to operate at supply voltages of 2.7V, without sacrificing performance, to meet the demands of 3V digital systems.

At supply voltages of 2.7V, the common-mode voltage range extends 200 mV (ensured) below the negative supply. This feature, in addition to the comparator being able to sense signals near the positive rail, is extremely useful in low voltage applications.




Figure 30. Even at Low-Supply Voltage of 2.7V, an Input Signal which Exceeds the Supply Voltages Produces No Phase Inversion at the Output

At $V^+ = 2.7V$, propagation delays are $t_{PLH} = 4 \mu s$ and $t_{PHL} = 4 \mu s$ with overdrives of 100 mV. Please refer to the performance curves for more extensive characterization.

OUTPUT SHORT CIRCUIT CURRENT

The LMC6772 has short circuit protection of 40 mA. However, it is not designed to withstand continuous short circuits, transient voltage or current spikes, or shorts to any voltage beyond the supplies. A resistor in series with the output should reduce the effect of shorts. For outputs which send signals off PC boards additional protection devices, such as diodes to the supply rails, and varistors may be used.

HYSTERESIS

If the input signal is very noisy, the comparator output might trip several times as the input signal repeatedly passes through the threshold. This problem can be addressed by making use of hysteresis as shown below.




Figure 31. Canceling the Effect of Input Capacitance

The capacitor added across the feedback resistor increases the switching speed and provides more short term hysteresis. This can result in greater noise immunity for the circuit.

SPICE MACROMODEL

A Spice Macromodel is available for the LMC6772. The model includes a simulation of:

- Input common-mode voltage range
- Quiescent and dynamic supply current
- Input overdrive characteristics

and many more characteristics as listed on the macromodel disk.

A SPICE macromodel of this and many other op amps is available at no charge from the WEBENCH Design Center Team at www.ti.com

TYPICAL APPLICATIONS

UNIVERSAL LOGIC LEVEL SHIFTER

The output of the LMC6772 is the uncommitted drain of the output NMOS transistor. Many drains can be tied together to provide an output OR'ing function. An output pullup resistor can be connected to any available power supply voltage within the permitted power supply range.




Figure 32. Universal Logic Level Shifter

The two 1 kΩ resistors bias the input to half of the power supply voltage. The pull-up resistor should go to the output logic supply. Due to its wide operating range, the LMC6772 is ideal for the logic level shifting applications.

ONE-SHOT MULTIVIBRATOR




Figure 33. One-Shot Multivibrator

A monostable multivibrator has one stable state in which it can remain indefinitely. It can be triggered externally to another quasi-stable state. A monostable multivibrator can thus be used to generate a pulse of desired width.

The desired pulse width is set by adjusting the values of C₂ and R₄. The resistor divider of R₁ and R₂ can be used to determine the magnitude of the input trigger pulse. The LMC6772 will change state when V₁ < V₂. Diode D₂ provides a rapid discharge path for capacitor C₂ to reset at the end of the pulse. The diode also prevents the non-inverting input from being driven below ground.

BI-STABLE MULTIVIBRATOR




Figure 34. Bi-Stable Multivibrator

A bi-stable multivibrator has two stable states. The reference voltage is set up by the voltage divider of R_2 and R_3 . A pulse applied to the SET terminal will switch the output of the comparator high. The resistor divider of R_1 , R_4 , and R_5 now clamps the non-inverting input to a voltage greater than the reference voltage. A pulse applied to RESET will now toggle the output low.

ZERO CROSSING DETECTOR




Figure 35. Zero Crossing Detector

A voltage divider of R_4 and R_5 establishes a reference voltage V_1 at the non-inverting input. By making the series resistance of R_1 and R_2 equal to R_5 , the comparator will switch when $V_{IN} = 0$. Diode D_1 insures that V_3 never drops below $-0.7V$. The voltage divider of R_2 and R_3 then prevents V_2 from going below ground. A small amount of hysteresis is setup to ensure rapid output voltage transitions.

OSCILLATOR




Figure 36. Square Wave Generator

Figure 36 shows the application of the LMC6772 in a square wave generator circuit. The total hysteresis of the loop is set by R_1 , R_2 and R_3 . R_4 and R_5 provide separate charge and discharge paths for the capacitor C . The charge path is set through R_4 and D_1 . So, the pulse width t_1 is determined by the RC time constant of R_4 and C . Similarly, the discharge path for the capacitor is set by R_5 and D_2 . Thus, the time t_2 between the pulses can be changed by varying R_5 , and the pulse width can be altered by R_4 . The frequency of the output can be changed by varying both R_4 and R_5 .




Figure 37. Time Delay Generator

The circuit shown above provides output signals at a prescribed time interval from a time reference and automatically resets the output when the input returns to ground. Consider the case of $V_{IN} = 0$. The output of comparator 4 is also at ground. This implies that the outputs of comparators 1, 2, and 3 are also at ground. When an input signal is applied, the output of comparator 4 swings high and C charges exponentially through R . This is indicated above. The output voltages of comparators 1, 2, and 3 switch to the high state when V_{C1} rises above the reference voltages V_A , V_B and V_C . A small amount of hysteresis has been provided to insure fast switching when the RC time constant is chosen to give long delay times.

REVISION HISTORY

| Changes from Revision E (March 2013) to Revision F | Page |
|--|--------------------------|
| <hr/> <ul style="list-style-type: none">• Changed layout of National Data Sheet to TI format | <hr/> 16 |

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|-------------------------------------|---------------|----------------------|-----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|--------------------------|
| LMC6772AIM | Obsolete | Production | SOIC (D) 8 | - | - | Call TI | Call TI | -40 to 85 | LMC67 72AIM |
| LMC6772AIM/NOPB | Obsolete | Production | SOIC (D) 8 | - | - | Call TI | Call TI | -40 to 85 | LMC67 72AIM |
| LMC6772AIMM/NOPB | Active | Production | VSSOP (DGK) 8 | 1000 SMALL T&R | Yes | NIPDAU SN | Level-1-260C-UNLIM | -40 to 85 | C21 |
| LMC6772AIMM/NOPB.A | Active | Production | VSSOP (DGK) 8 | 1000 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | C21 |
| LMC6772AIMMX/NOPB | Active | Production | VSSOP (DGK) 8 | 3500 LARGE T&R | Yes | NIPDAU SN | Level-1-260C-UNLIM | -40 to 85 | C21 |
| LMC6772AIMMX/NOPB.A | Active | Production | VSSOP (DGK) 8 | 3500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | C21 |
| LMC6772AIMMX/NOPB.B | Active | Production | VSSOP (DGK) 8 | 3500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | C21 |
| LMC6772AIMX/NOPB | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU SN | Level-1-260C-UNLIM | -40 to 85 | (6772AI, LMC67) 72AIM |
| LMC6772AIMX/NOPB.A | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | (6772AI, LMC67) 72AIM |
| LMC6772AIMX/NOPB.B | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | (6772AI, LMC67) 72AIM |
| LMC6772BIM/NOPB | Obsolete | Production | SOIC (D) 8 | - | - | Call TI | Call TI | -40 to 85 | LMC67 72BIM |
| LMC6772BIMX/NOPB | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | (6772BI, LMC67) 72BIM |
| LMC6772BIMX/NOPB.A | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | (6772BI, LMC67) 72BIM |
| LMC6772BIN/NOPB | Obsolete | Production | PDIP (P) 8 | - | - | Call TI | Call TI | - | LMC6772 BIN |
| LMC6772QMM/NOPB | Active | Production | VSSOP (DGK) 8 | 1000 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | AX5A |
| LMC6772QMM/NOPB.A | Active | Production | VSSOP (DGK) 8 | 1000 SMALL T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | AX5A |
| LMC6772QMMX/NOPB | Active | Production | VSSOP (DGK) 8 | 3500 LARGE T&R | Yes | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | AX5A |
| LMC6772QMMX/NOPB.A | Active | Production | VSSOP (DGK) 8 | 3500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | AX5A |
| LMC6772QMMX/NOPB.B | Active | Production | VSSOP (DGK) 8 | 3500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | AX5A |

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LMC6772, LMC6772-Q1 :

- Catalog : [LMC6772](#)
- Automotive : [LMC6772-Q1](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| LMC6772AIMM/NOPB | VSSOP | DGK | 8 | 1000 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| LMC6772AIMMX/NOPB | VSSOP | DGK | 8 | 3500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| LMC6772AIMMX/NOPB | VSSOP | DGK | 8 | 3500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| LMC6772AIMX/NOPB | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.5 | 5.4 | 2.0 | 8.0 | 12.0 | Q1 |
| LMC6772AIMX/NOPB | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| LMC6772BIMX/NOPB | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| LMC6772QMM/NOPB | VSSOP | DGK | 8 | 1000 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| LMC6772QMMX/NOPB | VSSOP | DGK | 8 | 3500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LMC6772AIMM/NOPB | VSSOP | DGK | 8 | 1000 | 356.0 | 356.0 | 35.0 |
| LMC6772AIMMX/NOPB | VSSOP | DGK | 8 | 3500 | 367.0 | 367.0 | 35.0 |
| LMC6772AIMMX/NOPB | VSSOP | DGK | 8 | 3500 | 356.0 | 356.0 | 35.0 |
| LMC6772AIMX/NOPB | SOIC | D | 8 | 2500 | 367.0 | 367.0 | 35.0 |
| LMC6772AIMX/NOPB | SOIC | D | 8 | 2500 | 353.0 | 353.0 | 32.0 |
| LMC6772BIMX/NOPB | SOIC | D | 8 | 2500 | 356.0 | 356.0 | 35.0 |
| LMC6772QMM/NOPB | VSSOP | DGK | 8 | 1000 | 353.0 | 353.0 | 32.0 |
| LMC6772QMMX/NOPB | VSSOP | DGK | 8 | 3500 | 367.0 | 367.0 | 35.0 |

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



4040082/E 04/2010

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001 variation BA.


DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

EXAMPLE BOARD LAYOUT


DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

DGK0008A

TM VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2025, Texas Instruments Incorporated